Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Patent
1997-08-07
2000-10-31
Stamber, Eric W.
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
716 4, 716 5, 714 25, 714738, G06F 1750
Patent
active
061416304
ABSTRACT:
A system and method for automated design verification. A test bench stimulates a simulated design with test vectors. A coverage analysis tool monitors output data from the simulated design and identifies portions of the simulated design that remain to be tested. A test generator produces and sends test vectors to the test bench which exercise (i.e., test) the portions of the simulated design that the coverage analysis tool has indicated still remain untested. In the method, a first step executes a simulated design on a test bench. A second step interprets the simulated design as if this design were a state diagram composed of a set of basic blocks interconnected by transition arcs. A third step generates test vectors to exercise some of the basic blocks and transition arcs. A fourth step reports the basic blocks and transition arcs which have not been tested. A fifth step generates a new set of test vectors to exercise the as yet untested basic blocks and transition arcs.
REFERENCES:
patent: 5228040 (1993-07-01), Agrawal et al.
patent: 5243538 (1993-09-01), Okuzawa et al.
patent: 5257268 (1993-10-01), Agrawal et al.
patent: 5430736 (1995-07-01), Takeoka et al.
patent: 5475624 (1995-12-01), West
patent: 5542043 (1996-07-01), Cohen et al.
patent: 5724504 (1998-03-01), Aharon et al.
patent: 5740086 (1998-04-01), Komoto
patent: 5831998 (1998-11-01), Ozmizrak
Abhijit Ghosh, Sequential Test Generation and Synthesis for Testability at the Register-Transfer and Logic Levels, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, May 1993, vol. 12, No. 5, pp. 579-598, whole document.
Steve Carlson et al., HDL Automation Targets Network Designs. Engineering Times, Nov. 11, 1996, No. 927, pages (4), whole document.
http://www.silicon-sorcery.com/verilog-faq.html.
Ho et al.; "Architecture Validation for Processors", Proceedings of the 22nd Annual International Symposium on Computer Architectures, pp. 404-413, Jun. 1995.
Ho et al.; "Validation Coverage Analysis for Complex Digital Designs", Digest of Technical Papers of the IEEE/ACM International Conference on Computer-Aided Design, pp. 146-151, Nov. 1996.
Armstrong, J. R.; "Efficient Approaches to Testing VHDL DSP Models", 1995 International Conference on Acoustics, Speech and Signal Processing, vol. 5, pp. 2865-2867, May 1995.
Kapoor et al., "An Automatic Test Bench Generation System", Proceedings of the VHDL International Users Forum, pp. 8-17, May 1994.
McCabe, P. A.; "VHDL-based System Simulation and Perfromance Measurement", Proceedings of the VHDL International Users Forum, pp. 48-57, May 1994.
Hoskote et al.; "Automatic extraction of the Control Flow Machine and Application to Evaluating Coverage of Verification Vectors", Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 532-537, Oct. 1995.
Mingyu et al., "Fault Coverage Analysis in Respect to an FSM Specification", Preceedings of the IEEE INFOCOM '94--Networking for Global Communications, vol. 2, pp. 768-775, Jun. 1994.
Kapoor, S.; Armstrong, J.R.; Rao, S. R.; "An Automatic Test Bench Generation System", Proceedings of the VHDL International Users Forum, Spring Conference, pp. 8-17, May 4, 1994.
Armstrong, J.R.; "Efficient Approaches to Testing VHDL DSP Models", International Conference on Acoustics, Speech and Signal Processing, ICASSP-95, vol. 5, pp. 2865-2867, May 12, 1995.
Yao, M.; Petrenko, A.; v. Bochmann, G.; "Fault Coverage Analysis in Respect to an FSM Specification", 13th Proceedings IEEE INFOCOM '94: Networking for Global Communications, vol. 2, pp. 768-775, Jun. 16, 1994.
Ho, R. C.; Han Yang, C.; Horowitz, M.A.; Dill, D. L.; "Architecture Validation for Processors", Proceedings of the 22nd Annual International Symposium on Computer Architecture, pp. 404-413, Jun. 24, 1995.
Ho, R.C., Horowitz, M. A., "Validation Coverage Analysis for Complex Digital Designs", Digest of Technical Papers from the IEEE/ACM International Conference on Computer-Aided Design, pp. 146-151, Nov. 1996.
Hoskote, Y. V.: Moundanos, D.; Abraham, J. A.; "Automatic Extraction of the Control Flow Machine in Application to Evaluating Coverage of Verification Vectors", Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Pro, Oct. 4, 1995.
McCabe, P. A.; "VHDL-Based System Simulation and Performance Measurement", Proceedings of the VHDL International Users Forum. Spring Conference, pp. 48-57, May 4, 1994.
Massey David Todd
McNamara Michael Thomas York
Tan Chong Guan
Glenn Michael A.
Main Richard
Sergent Douglas W.
Stamber Eric W.
Verisity Design, Inc.
LandOfFree
System and method for automated design verification does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for automated design verification, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for automated design verification will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2064522