Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2005-06-07
2005-06-07
Teska, Kevin J. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S015000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06904397
ABSTRACT:
A system and method for developing a reusable electronic circuit design module are presented in various embodiments. In one embodiment, the functional design elements comprising a design module are entered into a database along with documentation elements that describe the design elements. The functional design elements are linked with selected ones of the documentation elements in the database. A testbench is simulated with the design module, and the generated results are stored in a database and linked with the functional design elements. By linking the simulation results, documentation, and design elements, the characteristics of the design module are easily ascertained by a designer who is reusing the design module.
REFERENCES:
patent: 5557531 (1996-09-01), Rostoker et al.
patent: 5572437 (1996-11-01), Rostoker et al.
patent: 5673199 (1997-09-01), Gentry
patent: 5752002 (1998-05-01), Naidu et al.
patent: 5870308 (1999-02-01), Dangelo et al.
patent: 5933356 (1999-08-01), Rostoker et al.
patent: 5995736 (1999-11-01), Aleksic et al.
patent: 6223326 (2001-04-01), Fields et al.
patent: 6269467 (2001-07-01), Chang et al.
patent: 6292765 (2001-09-01), Ho et al.
patent: 6321363 (2001-11-01), Huang et al.
patent: 6539522 (2003-03-01), Devins et al.
patent: 6678645 (2004-01-01), Rajsuman et al.
Bhasker, J. “Verilog HDL Synthesis: A Practical Primer”. Chapter 5, Verification. (c) 1998. pp. 173-190.
American Heritage Dictionary of the English Language, 4th Ed. (c) 2000. Entries for “database”, “link”. http://www.dictionary. com. Printed Jul. 23, 2004.
Obuchowicz, T. “Digital Logic Synthesis Using Synopsys and Xilinx—A Tutorial”. Jul. 1998, Revised Sep. 7, 2001. Dept. of ECE, Concordia University.
Xilinx. XAPP 108. “Chip-Level HDL Simulation Using the Xilinx Alliance Series”. May 21, 1998. (Version 1.0).
Elayda, B. and Ramine Roane. Xilinx Synopsys. XAPP 107. “Synopsys / Xilinx High Density Design Methodology Using FPGA Compiler(tm).” Aug. 6, 1998. (Version 1.0).
IEEE Standard Dictionary of Electrical and Electronics Terms. Dec. 1996. p. 1098. “test bed”, “test bench”.
Fields, C.A. “Creating Hierarchy in HDL-Based High Density FPGA Design”. Proceedings EURO-DAC '95. Sep. 18-22, 1995. pp. 594-599.
Doughty, F. “6.111 Introductory Digital Systems Laboratory”. Emacs Help page. Jan. 18, 2000. http://sunpal2.mit.edu/6.111.
“Welcome to Digital Signal Processing Support”—“Intro. to Synopsys to XACT M1 Design Flow”, Sep. 6, 1999. http://www.ee.qub.ac.uk/dsp/support/documentation/synopsys_to _xact/intro_synopsys_xact.html.
Poterie, B. “Storage Mechanism for VHDL Intermediate Form”, Proceedings of the European Design Automation Conference (EDAC), 1990. Mar. 12-15, 1990. pp. 506-510.
Fields Carol A.
Williams Anthony D.
Liu Justin
Maunu LeRoy D.
Sharon Ayal
Teska Kevin J.
Xilinx , Inc.
LandOfFree
System and method for assisting in the development and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for assisting in the development and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for assisting in the development and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3491397