Patent
1997-03-03
1999-04-20
Donaghue, Larry D.
395391, 395393, 395394, G06F 930
Patent
active
058965424
ABSTRACT:
A tag monitoring system for assigning tags to instructions. A source supplies instructions to be executed by a functional unit. A register file stores information required for the execution of each instruction. A queue having a plurality of slots containing tags which are used for tagging the instructions. The tags are arranged in the queue in an order specified by the program order of their corresponding instructions. A control unit monitors the completion of executed instructions and advances the tags in the queue upon completion of an executed instruction. The register file stores an instruction's information at a location in the register file defined by the tag assigned to that instruction. The register file also contains a plurality of read address enable ports and corresponding read output ports. Each of the slots from the queue is coupled to a corresponding one of the read address enable ports. Thus, the information for each instruction can be read out of the register file in program order.
REFERENCES:
patent: 4881167 (1989-11-01), Sasaki et al.
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5067069 (1991-11-01), Fite et al.
patent: 5109495 (1992-04-01), Fite et al.
patent: 5120083 (1992-06-01), Fite et al.
patent: 5142633 (1992-08-01), Murray et al.
patent: 5214763 (1993-05-01), Blaner et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5251306 (1993-10-01), Tran
patent: 5255384 (1993-10-01), Saachs et al.
patent: 5261071 (1993-11-01), Lyon
patent: 5285527 (1994-02-01), Crick et al.
patent: 5317770 (1994-06-01), Stamm et al.
patent: 5345569 (1994-09-01), Tran
patent: 5355457 (1994-10-01), Shebanow et al.
patent: 5398330 (1995-03-01), Johnson
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5604912 (1997-02-01), Iadonato et al.
patent: 5628021 (1997-05-01), Iodonato et al.
patent: 5651125 (1997-07-01), Witt et al.
Dwyer, A Multiple, Out-of-Order Instruction Issuing System for Superscalar Processors, Aug. 1991.
Hennessey et al., Computer Architecture: A Quantitative Approach, 1990, Ch. 6.4, 6.7 and p. 449.
Johnson, Superscalar Microprocessor Design, Prentice-Hall, Inc., Englewood Cliffs, NJ, 1991.
Keller, "Look-Ahead Processors," Computing Surveys, vol. 7, No. 4, Dec., 1975.
Lightner et al., "The Metaflow Lightning Chipset," IEEE Publication, 1991, pp. 13-16.
Patt et al., "Critical Issues Regarding HPS, A High Performance Microarchtecture," The 18th Annual Workshop on Microprogramming, Pacific Grove, CA, Dec. 3-6, 1985, IEEE Computer Society Order No. 653, pp. 109-116.
Patt et al., "HPS, A New Microarchitecture: Rationale and Introduction, " The 18th Annual Workshop on Microprogramming, Pacific Grove, CA, Dec. 3-6, 1985, IEEE Computer Society Order No. 653, pp. 103-108.
Peleg et al., "Future Trends in Microprocessors: Out-of-Order Execution, Spec. Branching and Their CISC Performance Potential," Mar. 1991.
Popescu et al., The Metaflow Architecture, IEEE Micro, vol. 11, No. 3, Jun. 1991, pp. 10-13 and 63-73.
Smith et al., "Limits on Multiple Instruction Issue", Computer Architecture News, No. 2, Apr. 1989, pp. 290-302.
Deosaran Trevor A.
Garg Sanjiv
Iadonato Kevin R.
Donaghue Larry D.
Seiko Epson Corporation
LandOfFree
System and method for assigning tags to control instruction proc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for assigning tags to control instruction proc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for assigning tags to control instruction proc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2255029