Electrical computers and digital processing systems: processing – Processing architecture – Superscalar
Reexamination Certificate
2008-09-30
2008-09-30
Donaghue, Larry D (Department: 2154)
Electrical computers and digital processing systems: processing
Processing architecture
Superscalar
C712S216000, C712S215000
Reexamination Certificate
active
11338817
ABSTRACT:
A tag monitoring system for assigning tags to instructions. A source supplies instructions to be executed by a functional unit. A register file stores information required for the execution of each instruction. A queue having a plurality of slots containing tags which are used for tagging the instructions. The tags are arranged in the queue in an order specified by the program order of their corresponding instructions. A control unit monitors the completion of executed instructions and advances the tags in the queue upon completion of an executed instruction. The register file stores an instruction's information at a location in the register file defined by the tag assigned to that instruction. The register file also contains a plurality of read address enable ports and corresponding read output ports. Each of the slots from the queue is coupled to a corresponding one of the read address enable ports. Thus, the information for each instruction can be read out of the register file in program order.
REFERENCES:
patent: 4626989 (1986-12-01), Torii
patent: 4675806 (1987-06-01), Uchida
patent: 4722049 (1988-01-01), Lahti
patent: 4807115 (1989-02-01), Torng
patent: 4881167 (1989-11-01), Sasaki et al.
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5067069 (1991-11-01), Fite et al.
patent: 5109495 (1992-04-01), Fite et al.
patent: 5120083 (1992-06-01), Stine
patent: 5142633 (1992-08-01), Murray et al.
patent: 5214763 (1993-05-01), Blaner et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5251306 (1993-10-01), Tran
patent: 5255384 (1993-10-01), Sachs et al.
patent: 5261071 (1993-11-01), Lyon
patent: 5285527 (1994-02-01), Crick et al.
patent: 5317720 (1994-05-01), Stamm et al.
patent: 5345569 (1994-09-01), Tran
patent: 5355457 (1994-10-01), Shebanow et al.
patent: 5394351 (1995-02-01), Widigen et al.
patent: 5398330 (1995-03-01), Johnson
patent: 5442757 (1995-08-01), McFarland et al.
patent: 5452426 (1995-09-01), Papworth et al.
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5490280 (1996-02-01), Gupta et al.
patent: 5524225 (1996-06-01), Kranich
patent: 5561776 (1996-10-01), Popescu et al.
patent: 5564056 (1996-10-01), Fetterman et al.
patent: 5574927 (1996-11-01), Scantlin
patent: 5574935 (1996-11-01), Vidwans et al.
patent: 5577200 (1996-11-01), Abramson et al.
patent: 5577217 (1996-11-01), Hoyt et al.
patent: 5584001 (1996-12-01), Hoyt et al.
patent: 5586278 (1996-12-01), Papworth et al.
patent: 5592636 (1997-01-01), Popescu et al.
patent: 5604877 (1997-02-01), Hoyt et al.
patent: 5604912 (1997-02-01), Iadonato et al.
patent: 5606676 (1997-02-01), Grochowski et al.
patent: 5608885 (1997-03-01), Gupta et al.
patent: 5613132 (1997-03-01), Clift et al.
patent: 5615385 (1997-03-01), Fetterman et al.
patent: 5619664 (1997-04-01), Glew
patent: 5619668 (1997-04-01), Zaidi
patent: 5623628 (1997-04-01), Brayton et al.
patent: 5625788 (1997-04-01), Boggs et al.
patent: 5625837 (1997-04-01), Popescu et al.
patent: 5627983 (1997-05-01), Popescu et al.
patent: 5627984 (1997-05-01), Gupta et al.
patent: 5627985 (1997-05-01), Fetterman et al.
patent: 5628021 (1997-05-01), Iadonato et al.
patent: 5630075 (1997-05-01), Joshi et al.
patent: 5630083 (1997-05-01), Carbine et al.
patent: 5651125 (1997-07-01), Witt et al.
patent: 5655098 (1997-08-01), Witt et al.
patent: 5664136 (1997-09-01), Witt et al.
patent: 5689672 (1997-11-01), Witt et al.
patent: 5708841 (1998-01-01), Popescu et al.
patent: 5768575 (1998-06-01), McFarland et al.
patent: 5797025 (1998-08-01), Popescu et al.
patent: 5832293 (1998-11-01), Popescu et al.
patent: 5892963 (1999-04-01), Iadonato et al.
patent: 5896542 (1999-04-01), Iadonato et al.
patent: 6092176 (2000-07-01), Iadonato et al.
patent: 6360309 (2002-03-01), Iadonato et al.
patent: 6757808 (2004-06-01), Iadonato et al.
patent: 7043624 (2006-05-01), Iadonato et al.
patent: 0 378 195 (1990-07-01), None
patent: 0 378 195 (1990-07-01), None
patent: 0 515 166 (1992-11-01), None
patent: 0 533 337 (1993-03-01), None
patent: WO 88/09035 (1988-11-01), None
patent: WO 93/20505 (1993-10-01), None
Acosta, R. D. et al., “An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors,”IEEE Transactions On Computers, IEEE, vol. C-35, No. 9, pp. 815-828 (Sep. 1986).
Agerwala, T. and Cocke, J., “High Performance Reduced Instruction Set Processors,” IBM Research Division, pp. 1-61 (Mar. 31, 1987).
Aiken, A. and Nicolau, A., “Perfect Pipelining: A New Loop Parallelization Technique,”Proceedings of the 1988 ESOP, Springer-Verlag, pp. 221-235 (1988).
Charlesworth, A.E., “An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family,”Computer, IEEE, vol. 14, pp. 18-27 (Sep. 1981).
Colwell, R.P. et al., “A VLIW Architecture for a Trace Scheduling Compiler,”Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems,ACM, pp. 180-192 (Oct. 1987).
Dwyer, H,A Multiple, Out-of-Order Instruction Issuing System for Superscalar Processors, UMI, pp. 1-259 (Aug. 1991).
Foster, C.C. and Riseman, E.M., “Percolation of Code to Enhance Parallel Dispatching and Execution,”IEEE Transactions On Computers, IEEE, pp. 1411-1415 (Dec. 1971).
Goodman, J.R. and Hsu, W., “Code Scheduling and Register Allocation in Large Basic Blocks,”International Conference on Supercomputing, ACM, pp. 442-452 (1988).
Gross, T.R. and Hennessy, J.L., “Optimizing Delayed Branches,”Proceedings of the 5th Annual Workshop on Microprogramming, IEEE, pp. 114-120 (Oct. 5-7, 1982).
Groves, R.D. and Oehler, R., “An IBM Second Generation RISC Processor Architecture,”Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors, IEEE, pp. 134-137 (Oct. 1989).
Horst, R.W. et al. , “Multiple Instruction Issue in the NonStop Cyclone Processor,”Proceedings of the 17 th Annual International Symposium on Computer Architecture, IEEE, pp. 216-226 (1990).
Hwu, W-M. W. and Patt, Y.N., “Checkpoint Repair for High-Performance Out-of-Order Execution Machines,”IEEE Trans. on Computers, IEEE, vol. C-36, No. 12, pp. 1496-1514 (Dec. 1987).
Hwu, W-M. W. and Chang, P.P., “Exploiting Parallel Microprocessor Microarchitectures with a Compiler Code Generator,”Proceedings of the 15th Annual Symposium on Computer Architecture, IEEE, pp. 45-53 (Jun. 1988).
Hwu, W-M. and Patt, Y.N., “HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality,”Proceedings from ISCA-13, IEEE, pp. 297-306 (Jun. 2-5, 1986).
IBM Journal of Research and Development, IBM, vol. 34, No. 1, pp. 1-70 (Jan. 1990).
Johnson, M.Superscalar Microprocessor Design, Prentice-Hall, Entire book submitted (1991).
Johnson, W. M.,Super-Scalar Processor Design, (Dissertation), 134 pages (1989).
Jouppi, N.P. and Wall, D.W., “Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines,”Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, pp. 272-282 (Apr. 1989).
Jouppi, N.P., “Integration and Packaging Plateaus of Processor Performance,”International Conference of Computer Design, IEEE, pp. 229-232 (Oct. 1989).
Jouppi, N.P., “The Nonuniform Distribution of Instruction-Level and Machine Parallelism and Its Effect on Performance,”IEEE Transactions on Computers, IEEE, vol. 38, No. 12, pp. 1645-1658 (Dec. 1989).
Keller, R.M., “Look-Ahead Processors,”Computer Surveys, ACM, vol. 7, No. 4, pp. 177-195 (Dec. 1975).
Lam, M.S., “Instruction Scheduling For Superscalar Architectures,”Annu. Rev. Comput. Sci., Annual Reviews, vol. 4, pp. 173-201 (1990).
Lightner, B.D. and Hill, G., “The Metaflow Lightning Chipset”,Compcon Spring 91, IEEE, pp. 13-16 (Feb. 25-Mar. 1, 19
Deosaran Trevor A.
Garg Sanjiv
Iadonato Kevin R.
Donaghue Larry D
Seiko-Epson Corporation
Sterne Kessler Goldstein & Fox P.L.L.C.
LandOfFree
System and method for assigning tags to control instruction... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for assigning tags to control instruction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for assigning tags to control instruction... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3948782