System and method for allocating bus resources in a data process

Details System and method for allocating bus resources in a data process System and method for allocating bus resources in a data process

1994-10-03

1997-11-11

Harvey, Jack B.

395293, 395729, G06F 1336

Patent

active

056873271

ABSTRACT:
An efficient multiprocessor address transfer mechanism is utilized within a data processing system including a plurality of bus devices. The present invention places control of the flow of address bus operations within the system controller rather than the bus devices, e.g., a master processor. The system controller issues an address bus grant, in response to an address bus request from a particular bus device, and shortly after that issues another signal notifying the granted bus device that it must now disable the address bus. Furthermore, upon receipt of the signal indicating disablement of the address bus, other bus devices may then snoop, or sample, the address bus.

REFERENCES:
patent: 4719567 (1988-01-01), Whittington et al.
patent: 5265235 (1993-11-01), Sindhu et al.
patent: 5301282 (1994-04-01), Amini et al.
patent: 5392404 (1995-02-01), Thompson
patent: 5404464 (1995-04-01), Bennett
patent: 5416910 (1995-05-01), Moyer et al.

Affiliated with

Also associated with

Rating

System and method for allocating bus resources in a data process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for allocating bus resources in a data process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for allocating bus resources in a data process will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1236381