Boots – shoes – and leggings
Patent
1994-03-09
1996-12-24
Asta, Frank J.
Boots, shoes, and leggings
395446, 395468, 395470, 36424341, 36424344, 3649646, 364DIG1, 364DIG2, G06F 1300
Patent
active
055881319
ABSTRACT:
An improved multiprocessor computer system with an improved snarfing cache is disclosed. The multiprocessor system includes a main memory, I/O interface, and a plurality of processor nodes. Each processor node includes a CPU, and a cache. A shared interconnect couples the main memory, I/O interface, and the plurality of processor nodes. The snarfing cache of each processor node snarfs valid data that appears on the shared interconnect, regardless of whether the cache of the processor node has an invalid copy or no copy of the data. The net effect is that each processor node locally caches additional valid data, resulting in an expected improved cache hit rate, reduced processor latency, and fewer transactions on the shared interconnect.
REFERENCES:
patent: 5113510 (1992-05-01), Hillis
patent: 5282272 (1994-01-01), Guy et al.
patent: 5325503 (1994-06-01), Stevens et al.
patent: 5369753 (1994-11-01), Tipley
patent: 5388224 (1995-02-01), Maskas
"Design and Implementation of an Integrated Snooping Data Cache" by Gaetano Borriello et al., Sep. 1984, pp. 1-89, Computer Science Division University of California-Berkley.
Asta Frank J.
Sun Microsystems Inc.
Wiesner Leland Z.
LandOfFree
System and method for a snooping and snarfing cache in a multipr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for a snooping and snarfing cache in a multipr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for a snooping and snarfing cache in a multipr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1185104