Electrical computers and digital processing systems: multicomput – Multicomputer data transferring via shared memory
Reexamination Certificate
2006-12-29
2010-11-16
Tran, Philip B (Department: 2455)
Electrical computers and digital processing systems: multicomput
Multicomputer data transferring via shared memory
C709S214000, C709S202000
Reexamination Certificate
active
07836144
ABSTRACT:
A system and method for implementing a cache coherency protocol are described. The system includes a first caching agent to send a first cache request to a home agent. The system also includes the home agent including a queue to store the first cache request.
REFERENCES:
patent: 6009488 (1999-12-01), Kavipurapu
patent: 6954829 (2005-10-01), Beers et al.
patent: 7016304 (2006-03-01), Chou et al.
patent: 7434006 (2008-10-01), Beers et al.
patent: 7484014 (2009-01-01), Mannava et al.
patent: 7506108 (2009-03-01), Beers et al.
patent: 7536515 (2009-05-01), Spink et al.
patent: 7543115 (2009-06-01), Batson et al.
patent: 7600080 (2009-10-01), Bhattacharyya et al.
patent: 7721050 (2010-05-01), Hum et al.
patent: 7738484 (2010-06-01), Ayyar et al.
patent: 2004/0122966 (2004-06-01), Hum et al.
patent: 2005/0022100 (2005-01-01), Lee et al.
patent: 2005/0144488 (2005-06-01), Lee et al.
patent: 2005/0204193 (2005-09-01), Mannava et al.
patent: 2005/0240734 (2005-10-01), Batson et al.
patent: 2005/0262250 (2005-11-01), Batson et al.
patent: 2005/0262368 (2005-11-01), Cherukuri et al.
patent: 2006/0034295 (2006-02-01), Cherukuri et al.
patent: 2006/0277369 (2006-12-01), Tsien
patent: 2006/0282645 (2006-12-01), Tsien
patent: 2006/0288171 (2006-12-01), Tsien
patent: 2007/0022252 (2007-01-01), Cen
patent: 2007/0033347 (2007-02-01), Tsien
patent: 2007/0055827 (2007-03-01), Tsien
patent: 2007/0055828 (2007-03-01), Tsien
patent: 2007/0073856 (2007-03-01), Tsien
patent: 2007/0073979 (2007-03-01), Tsien
patent: 2007/0079072 (2007-04-01), Collier et al.
patent: 2007/0079074 (2007-04-01), Collier et al.
patent: 2007/0079075 (2007-04-01), Collier et al.
patent: 2007/0130353 (2007-06-01), Chou et al.
patent: 2007/0150664 (2007-06-01), Dombrowski et al.
patent: 2007/0233932 (2007-10-01), Collier et al.
patent: 2008/0005486 (2008-01-01), Mannava et al.
patent: 2008/0091825 (2008-04-01), Mannava et al.
Batson Brannon
Beers Robert H.
Mannava Phanindra K.
Park Seungjoon
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Tran Philip B
LandOfFree
System and method for a 3-hop cache coherency protocol does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for a 3-hop cache coherency protocol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for a 3-hop cache coherency protocol will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4165382