System and device for prefetching command and parameters to be p

Details System and device for prefetching command and parameters to be p System and device for prefetching command and parameters to be p

1995-05-30

1997-08-05

Lim, Krisna

395584, G06F 938

Patent

active

056551142

ABSTRACT:
A data processing device contains art execution circuit and a data buffer circuit which stores one or more commands and/or one or more parameters which are prefetched, until each of the commands and parameters is read out by the execution circuit. The execution circuit inputs the oldest command stored in the data buffer circuit when an execution of a preceding command is completed, inputs one or more parameters stored in the data buffer circuit when the command input therein requests the parameters, and executes the command input therein, using the parameters when the parameters are input therein. The device further contains a circuit for detecting whether or not there is enough vacant space in the data buffer circuit in which a further command and/or a parameter can be stored, and another circuit for detecting a state of the data buffer circuit in which state the data buffer circuit does not store data including a command and/or a parameter, which is necessary for a next operation in the execution circuit. A prefetch control circuit, provided in either in the device or outside of the device, starts the prefetch operation and continues successive prefetch operations when the second state is detected, and stops the prefetch operation when the first state is detected. The system using the device contains a memory which stores the commands and parameters in the order of execution in the execution circuit.

REFERENCES:
patent: 3736567 (1973-05-01), Loton et al.
patent: 4037213 (1977-07-01), Atkins et al.
patent: 4393457 (1983-07-01), New
patent: 4424563 (1984-01-01), Lynch
patent: 4583163 (1986-04-01), Kobayashi et al.
patent: 4616313 (1986-10-01), Aoyagi
patent: 4644463 (1987-02-01), Hotchkin et al.
patent: 4648034 (1987-03-01), Heninger
patent: 4701844 (1987-10-01), Thompson et al.
patent: 4707784 (1987-11-01), Ryan et al.
patent: 4713752 (1987-12-01), Tone
patent: 4714994 (1987-12-01), Oklobdzija et al.
patent: 4719568 (1988-01-01), Carrubba et al.
patent: 4763242 (1988-08-01), Lee et al.
patent: 4847748 (1989-07-01), Yamahata et al.
patent: 4847755 (1989-07-01), Morrison et al.
patent: 4847756 (1989-07-01), Ito et al.
patent: 4866609 (1989-09-01), Calta et al.
patent: 4876642 (1989-10-01), Gibson
patent: 4896264 (1990-01-01), Boddie
patent: 4933841 (1990-06-01), Mori et al.
patent: 4992932 (1991-02-01), Ohshima
patent: 4994962 (1991-02-01), Mageau et al.
patent: 5043883 (1991-08-01), Inouchi et al.
patent: 5063497 (1991-11-01), Cutler et al.
Mano; "Computer System Architecture"; 1982 by Prentice-Hall; p. 218.
U.S. application No. 07/400,298, Taniai et al., filed Aug. 29, 1989 Assignee Fujitsu Limited and Fujitsu Microcomputer Systems Limited.

Affiliated with

Also associated with

Rating

System and device for prefetching command and parameters to be p does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and device for prefetching command and parameters to be p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and device for prefetching command and parameters to be p will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1081714