System and circuit for controlling well biasing and method...

Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

06753719

ABSTRACT:

FIELD OF THE DISCLOSURE
This disclosure relates generally to biasing semi-conductor wells, and more particularly to controlling semiconductor well biasing.
BACKGROUND
As semiconductor processes advance, the size of the devices that can be constructed on a semiconductor substrate continues to grow smaller. With the reduction in device sizes comes corresponding reductions in gate oxide thicknesses, and lowered threshold voltage requirements. In addition, as device sizes shrink, the problem with current leaking between devices, and between various device features, is exacerbated. Limiting device leakage currents is important, especially in hand-held, battery-operated products where power consumption often dictates product success. Since many handheld products are typically not used for significant periods of time—up to 95% of the time for some products controlling the current leakage of semiconductor devices during periods when the product is not in use can result in reduced power consumption.
One method of reducing the leakage current of a semiconductor device is to increase the voltage needed to turn the transistors of the device on. For example, when a complimentary metal oxide semiconductor (CMOS) transistor is to be turned on, enough voltage must be supplied at the gate of the CMOS transistor to allow current to flow between the transistor's source and drain. The amount of voltage needed is called the threshold voltage. In order to ensure that current does not leak between the CMOS transistor's source and drain when the transistor is not in use, a well bias circuit, or charge pump, is used to increase the transistor's threshold voltage. As a result of the increased threshold voltage, the leakage current between the transistor's source and drain can be reduced or eliminated.
However, the well bias circuit uses some amount of current for its own operation and there are cases in which the amount of current used by the well bias circuit is greater than the amount of leakage current that would occur if no well bias circuit were used. As a result, use of the well bias circuit may, in some cases, actually increase the overall amount of current used by the consumer product, thereby shortening battery life.
What is needed, therefore, is a way to decrease the total current used by a product, regardless of whether the current is being leaked by a semi-conductor device within the product, or whether the current is being consumed by a well bias circuit.


REFERENCES:
patent: 5202587 (1993-04-01), McLaury
patent: 5394026 (1995-02-01), Yu et al.
patent: 5610540 (1997-03-01), Althoff et al.
patent: 6097113 (2000-08-01), Teraoka et al.
patent: 6333571 (2001-12-01), Teraoka et al.
patent: 6337813 (2002-01-01), Marr
patent: 6380798 (2002-04-01), Mizuno et al.
patent: 6469568 (2002-10-01), Toyoyama et al.
patent: 6486727 (2002-11-01), Kwong
patent: 6518825 (2003-02-01), Miyazaki et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and circuit for controlling well biasing and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and circuit for controlling well biasing and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and circuit for controlling well biasing and method... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3364900

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.