Syncronous dynamic semiconductor memory device using pipelined m

Details Syncronous dynamic semiconductor memory device using pipelined m Syncronous dynamic semiconductor memory device using pipelined m

1996-08-23

1997-12-30

Nelms, David C.

Static information storage and retrieval

Addressing

Sync/clocking

36523006, 36518905, 365236, G11C 800

Patent

active

057038309

ABSTRACT:
In a synchronous dynamic semiconductor memory device, a plurality of data paths, each of which is formed by a column decoder, a sense amplifier and a first-stage data amplifier, are provided between a column address buffer having a burst counter function and a second-stage data amplifier which is further connected to a data latch circuit.

REFERENCES:
patent: 5384737 (1995-01-01), Childs et al.
patent: 5610874 (1997-03-01), Park et al.
patent: 5633834 (1997-05-01), Pascucci

Affiliated with

Also associated with

Rating

Syncronous dynamic semiconductor memory device using pipelined m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Syncronous dynamic semiconductor memory device using pipelined m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Syncronous dynamic semiconductor memory device using pipelined m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-209245