Synchronously operatable PCM recording processor

Details Synchronously operatable PCM recording processor Synchronously operatable PCM recording processor

1981-11-10

1983-04-26

Canney, Vincent P.

Dynamic magnetic information storage or retrieval

Converting an analog signal to digital form for recording;...

360 51, G11B 500, G11B 509

Patent

active

043815251

ABSTRACT:
A PCM recording processor which is synchronously operatable is disclosed. Two kinds of clock signals and two kinds of synchronizing signals enable two PCM recording processors to operate so as to be synchronized with each other. One master mode processor sends signals to plural slave mode processors through bi-directional input/output ports. These two modes are easily switchable. The synchronizing signals are generated by AND-gating each output of asynchronously cascaded counters in the timing generators in a PCM recording processor. A counter in the first stage of the cascaded counters is synchronously reset by the synchronizing signal and the other counters in the following stages are asynchronously reset by a delayed synchronizing signal in the slave mode processor.

REFERENCES:
patent: 4277807 (1981-07-01), Baldwin
patent: 4286294 (1981-08-01), Nakauchi et al.

Affiliated with

Also associated with

Rating

Synchronously operatable PCM recording processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronously operatable PCM recording processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronously operatable PCM recording processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1566710