Synchronously gated high speed CCD imager system

Details Synchronously gated high speed CCD imager system Synchronously gated high speed CCD imager system

1996-04-22

1998-08-11

Faile, Andrew I.

Television

Camera, system and detail

Solid-state image sensor

348241, 257223, H04N 5335

Patent

active

057934240

ABSTRACT:
A synchronously gated high speed CCD imager system having a predetermined frame time includes: a CCD interline transfer array including a plurality of photoelectric collection quantum wells for collecting photoelectrons from an object; a plurality of storage wells associated with the collection wells; an anti-blooming circuit for diverting photoelectrons from accumulating in the collection wells; and switching means for transferring the photoelectrons accumulated in the collection wells to the storage wells and enabling the anti-blooming circuit during synchronized portions of the frame time to divert photoelectrons from accumulating in the collection wells and for disabling the anti-blooming circuit to enable the collection wells to collect photoelectrons during another portion of the frame time.

REFERENCES:
patent: 4577115 (1986-03-01), Rentsch et al.
patent: 4809073 (1989-02-01), Chiba et al.

Affiliated with

Also associated with

Rating

Synchronously gated high speed CCD imager system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronously gated high speed CCD imager system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronously gated high speed CCD imager system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-394009