Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2007-07-03
2007-07-03
Mai, Son L. (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C365S233500
Reexamination Certificate
active
11317084
ABSTRACT:
In a DDR operation mode, (L−1) count signal BRDYB is inverted to a low level when 1 is subtracted from initial latency (e.g., L=3). As a result, a delayed signal S (N1BD)/S (N1D) in reverse phase to signal S (N1)/S (N1B) is provided and internal clock signal CKI becomes high during the high level period of the second cycle. This is operated in synchronization with both edges of the external clock signal CLK, and output of double the frequency is started. In the external clock signal cycle immediately before completion of counting of initial latency in a count period for initial latency, the internal clock signal CKI is changed over to double the frequency. Validity flag RDY is changed to a high level during a second cycle of the double frequency.
REFERENCES:
patent: 5892730 (1999-04-01), Sato et al.
patent: 6060916 (2000-05-01), Park
patent: 6094727 (2000-07-01), Manning
patent: 6151271 (2000-11-01), Lee
patent: 6337832 (2002-01-01), Ooishi et al.
patent: 6477107 (2002-11-01), Lee
patent: 6510095 (2003-01-01), Matsuzaki et al.
patent: 6574163 (2003-06-01), Maeda
patent: 6618457 (2003-09-01), Yi et al.
patent: 6650594 (2003-11-01), Lee et al.
patent: 6757212 (2004-06-01), Hamamoto et al.
patent: 6882192 (2005-04-01), Gau
patent: 2002/0064072 (2002-05-01), Ooishi et al.
patent: 2003/0103407 (2003-06-01), Ooishi et al.
patent: 2006/0250883 (2006-11-01), Szczypinski
patent: 10-150350 (1998-06-01), None
patent: 10-302465 (1998-11-01), None
patent: 10-334659 (1998-12-01), None
patent: 11-213668 (1999-08-01), None
patent: 2000-067577 (2000-03-01), None
patent: 2002-304886 (2002-10-01), None
patent: 2003-163584 (2003-06-01), None
patent: 2004-047066 (2004-02-01), None
patent: 2004-258888 (2004-09-01), None
Ingrassia Fisher & Lorenz P.C.
Spansion LLC
LandOfFree
Synchronous storage device and control method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous storage device and control method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous storage device and control method therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3753015