Static information storage and retrieval – Addressing – Sync/clocking
Patent
1998-04-15
1999-10-26
Nelms, David
Static information storage and retrieval
Addressing
Sync/clocking
365194, 36523003, 36523006, G11C 800
Patent
active
059739908
ABSTRACT:
An act signal generation circuit in a synchronous semiconductor memory device includes an act command latch circuit, an act command output circuit, and an act command control circuit. The act command latch circuit latches externally applied active command information. The act command output circuit responds to an enable signal to output an act initiation signal that renders a bank active. The act command control circuit responds to level transition of an external control signal in a test mode to alter the level of the enable signal. As a result, the active command information can be delayed and then transmitted to a bank.
REFERENCES:
patent: 5576999 (1996-11-01), Kim et al.
patent: 5621690 (1997-04-01), Jungroth
patent: 5708612 (1998-01-01), Abe
patent: 5734604 (1998-03-01), Akamatsu et al.
patent: 5808948 (1998-09-01), Kim et al.
patent: 5848021 (1998-12-01), Sugibayashi
Auduong Gene N.
Mitsubishi Denki & Kabushiki Kaisha
Nelms David
LandOfFree
Synchronous semiconductor memory device including a circuit for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous semiconductor memory device including a circuit for , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous semiconductor memory device including a circuit for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-771794