Synchronous semiconductor memory device employing temporary data

Details Synchronous semiconductor memory device employing temporary data Synchronous semiconductor memory device employing temporary data

1998-11-20

2000-08-08

Mai, Son

Static information storage and retrieval

Addressing

Sync/clocking

36518905, G11C 800

Patent

active

061011517

ABSTRACT:
In a synchronous semiconductor memory device in which an internal clock signal from an internal timing clock signal generating circuit is branched in the form of a tree by driver circuits and applied to output buffers and data are output in synchronization with the internal clock signal, the driver circuit of the first stage is constituted by an NAND gate and an inverter. When output is to be temporarily stopped, an enabling signal is set to "L" level, so that the NAND gate is closed, output of the clock signal to each driver circuit is stopped, and thus power consumption is reduced.

REFERENCES:
patent: 5699302 (1997-12-01), Shinozaki et al.
patent: 5708614 (1998-01-01), Koshikawa
patent: 5805506 (1998-09-01), Matsui

Affiliated with

Also associated with

Rating

Synchronous semiconductor memory device employing temporary data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous semiconductor memory device employing temporary data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous semiconductor memory device employing temporary data will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1156726