Synchronous semiconductor memory device

Details Synchronous semiconductor memory device Synchronous semiconductor memory device

1998-10-27

2000-09-12

Tran, Andrew

Static information storage and retrieval

Addressing

Sync/clocking

36518905, G11C 800

Patent

active

061187291

ABSTRACT:
This invention discloses a synchronous semiconductor memory device based on the DDR scheme. This device includes a memory cell array including first and second memory cell groups, first and second data lines, a data transfer circuit capable of at least respectively connecting memory cells included in the first and second memory cell groups to the first and second data line, a first output transfer circuit for transferring first output data sent to one of the first and second data lines at up-edge and down-edge of an operation clock, a second output transfer circuit for transferring second output data sent to the other of the first and second data lines at the up-edge and down-edge of the operation clock, and a data line control circuit capable of selectively connecting the first data line to one of the first and second output transfer circuits and selectively connecting the second data line to one of the first and second output transfer circuits.

REFERENCES:
patent: 4897817 (1990-01-01), Katanosaka
patent: 5793680 (1998-08-01), Okajima
patent: 5892730 (1999-04-01), Sato et al.
patent: 5991233 (1999-11-01), Yu

Affiliated with

Also associated with

Rating

Synchronous semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-102196