Static information storage and retrieval – Addressing – Sync/clocking
Patent
1996-10-21
1997-11-11
Nelms, David C.
Static information storage and retrieval
Addressing
Sync/clocking
36518905, G11C 800
Patent
active
056871341
ABSTRACT:
In a synchronous semiconductor memory having a memory section (MS) for memorizing a particular datum, a single output latch circuit (32) is connected to an output side of the memory section and controlled by the use of a pulse signal whether or not the particular datum is passed through the output latch circuit. The pulse signal is produced in a pulse generator (31) to synchronize with an internal clock signal which is produced in an internal clock signal producing arrangement (21 and 22). The pulse signal has a pulse width which is independent of the internal clock signal and determined dependent on a timing when the memory section outputs the particular datum.
REFERENCES:
patent: 5083296 (1992-01-01), Hara
patent: 5341341 (1994-08-01), Fukuzo
patent: 5566108 (1996-10-01), Kitamura
patent: 5579267 (1996-11-01), Koshikawa
Kawaguchi Manabu
Sugawara Michinori
Mai Son
NEC Corporation
Nelms David C.
LandOfFree
Synchronous semiconductor memory capable of saving a latency wit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous semiconductor memory capable of saving a latency wit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous semiconductor memory capable of saving a latency wit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1234273