Static information storage and retrieval – Addressing – Sync/clocking
Patent
1998-04-13
1999-05-18
Nelms, David
Static information storage and retrieval
Addressing
Sync/clocking
365201, G11C8/00
Patent
active
059056908
ABSTRACT:
A reset signal generating circuit in a synchronous semiconductor memory device outputs a reset signal ZPOR1 in response to a power on reset signal ZPOR generated immediately after power on and an initialize command (for example, a precharge command) executed for initialization after power on. A test mode register included in a mode setting circuit receives as a reset signal, the reset signal ZPOR1. Consequently, a test mode signal output attains to an NOP state, or output of the test mode signal is stopped.
REFERENCES:
patent: 5572470 (1996-11-01), McClure et al.
Fukiage Takahiko
Nakano Masaya
Sakurai Mikio
Tanida Susumu
Tsukikawa Yasuhiko
Lam David
Mitsubishi Denki & Kabushiki Kaisha
Nelms David
LandOfFree
Synchronous semiconductor device having circuitry capable of sur does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous semiconductor device having circuitry capable of sur, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous semiconductor device having circuitry capable of sur will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1765202