Dynamic magnetic information storage or retrieval – General processing of a digital signal – Data clocking
Patent
1996-08-22
1998-05-19
Psitos, Aristotelis M.
Dynamic magnetic information storage or retrieval
General processing of a digital signal
Data clocking
375354, G11B 509
Patent
active
057543526
ABSTRACT:
An improved timing recovery phase-locked loop in a partial response recording channel comprising a means for generating a frequency error and a means for generating a phase error represented by a timing gradient. The frequency error is not affected by a DC offset in the input reference signal and is less susciptible to noise due to an increase in sensitivity. A state machine for generating expected samples is used to generate the timing gradient, rather than estimated signal samples, which results in a shorter acquisition preamble. When tracking arbitrary user data, the timing gradient is smoothed to reduce variations in the gain of the loop.
REFERENCES:
patent: 4890299 (1989-12-01), Dolivo et al.
patent: 4970609 (1990-11-01), Cunningham et al.
patent: 5258933 (1993-11-01), Johnson et al.
patent: 5291499 (1994-03-01), Behrens et al.
patent: 5303269 (1994-04-01), Altes
patent: 5311178 (1994-05-01), Pan et al.
patent: 5359631 (1994-10-01), Behrens et al.
patent: 5406427 (1995-04-01), Shimoda
patent: 5416806 (1995-05-01), Coker et al.
patent: 5459757 (1995-10-01), Minuhin et al.
patent: 5465059 (1995-11-01), Pan et al.
Cideciyan, Dolivo, Hermann, Hirt, Schott, "A PRML System for Digital Magnetic Recording", IEEE Journal on Selected Areas in Communication vol. 10, No. 1, pp. 38-56, Jan. 1992.
Hong, Wood, Chan, "An Experimental 180 Mb/sec PRML Channel for Magnetic Recording", IBM Storage System Products Division, vol. 27, No. 6, Nov. 1991.
Mueller, Muller, "Timing Recovery in Digital Synchronous Data Receivers", IEEE Transactions On Communications, vol. COM-24, No. 5, pp. 516-531, May 1976.
Edward A. Lee, David G. Messerchmitt, "Timing Recovery", Digital Communications, Kluwer Academic Publishers, Boston, 1988, Chapter 15, pp. 560-585.
Behrens Richard T.
Bliss William G.
Dudley Trent
Cirrus Logic Inc.
Psitos Aristotelis M.
Sheerin Howard H.
Shifrin Dan A.
Wamsley Patrick
LandOfFree
Synchronous read channel employing an expected sample value gene does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous read channel employing an expected sample value gene, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous read channel employing an expected sample value gene will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1858452