Boots – shoes – and leggings
Patent
1988-05-11
1991-08-06
Chan, Eddie P.
Boots, shoes, and leggings
3642319, 3642384, 364260, G06F 1580, G06F 1516, G06F 1300
Patent
active
050382829
ABSTRACT:
In a single instruction multiple data synchronous processor, each slave processor of an array includes a computational element and an isolated slave memory. Instructions broadcast to the slave processors may be processed simultaneously with data transfers between slave memories through communications registers and between the slave memories and an I/O processor through I/O registers. A multiplexer in each slave processor selects as an input to the communications register a signal from an adjacent slave or a nonadjacent slave to bypass a column in the array. Broadcast instructions may be overridden by individual slave processors by conditional instructions which set the otherwise unused program counter of the computational element. An array master, communication master and input/out processor may process respective sets of instructions in parallel, each addressing slave memories through a common memory controller. Code handled by the array master may be separated into control code processed by the array master and computation code broadcast to the slave processors by a translator. An incremental addressing scheme is provided. The translator may unroll one type of loop instruction to provide straight-line code processed by the slave processors or may retain loop instructions for processing as control code in the array master.
REFERENCES:
patent: 3979728 (1976-09-01), Reddaway
patent: 4101960 (1978-07-01), Stokes et al.
patent: 4314349 (1982-02-01), Batcher
patent: 4598400 (1986-07-01), Hillis
patent: 4873626 (1989-10-01), Gifford
patent: 4901360 (1990-02-01), Shu et al.
patent: 4985832 (1991-01-01), Grondalski
IEEE, "Architecture of the MPP", by Kenneth E. Batcher, 1983, pp. 170-174.
IEEE, "The MPP in the Future", by Kenneth E. Batcher, 1987, pp. 60-62.
NASA Form 1626, "Array Unit", Oct. 1986, pp. i-xii and 293-297.
The Massively Parallel Processor, "Array Unit", by Kenneth E. Batcher, 1985, pp. vi-vii and 150-190.
IEEE, "The Architecture of the Massively Parallel Processor", by Douglas R. Smith, 1987, pp. 56-59.
"The Massively Parallel Processor (MPP) Innovation in High Speed Processors", by John Tsoras, 1981, pp. 196-201.
Elliptic Problem Solvers, "Application of a Parallel Processor to the Solution of Finite Difference Problems", by Hunt et al., pp. 339-344.
Computer Phys. Comm. 28, "The Distributed Array Processor (DAP)", by D. Parkinson, 1983, pp. 325-336.
Proceedings of the IEEE, vol. 60, No. 4, "The Illiac IV System", by Bouknight et al., Apr. 1972, pp. 369-388.
NASA CR-2159, "Illiac IV Systems Characteristics and Programming Manual", Feb. 1973, pp. 1-31.
Computer Design, "Parallel-Processing Concepts Finally Come Together in Real Systems", Bond, Jun. 1, 1987, pp. 51-74.
Scientific American, "The Connection Machine", by W. Daniel Hillis, Jun. 1987, pp. 108-115.
Computer Design, "Parallelism Breeds a New Class of Supercomputers", Mokhoff, Mar. 15, 1987, pp. 53-64.
IEEE, "Supercomputers for Superproblems: An Architectural Introduction", by Chris Norrie, 1984, pp. 62-74.
"The Aspro Parallel Inference Engine (A Real-Time Expert System)", by Reed et al., pp. 248-259.
Ciccia Nicodemo A.
Gilbert Ira H.
Chan Eddie P.
Massachusetts Institute of Technology
LandOfFree
Synchronous processor with simultaneous instruction processing a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous processor with simultaneous instruction processing a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous processor with simultaneous instruction processing a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1991884