Static information storage and retrieval – Addressing – Sync/clocking
Patent
1994-12-01
1996-04-30
Popek, Joseph A.
Static information storage and retrieval
Addressing
Sync/clocking
365236, 36523009, G11C 800
Patent
active
055131484
ABSTRACT:
An integrated circuit memory device has two banks of NAND structured memory cells and a clock input for synchronously latching control, address and data signals. Time delays of sequentially accessing and restoring memory bits in the NAND structure are masked through the use of the dual bank architecture and synchronous timing. The NAND structured memory cells provide an extremely dense memory array for a high capacity memory device. The input clock signal driving a synchronous word line generator provides a simplified high speed access to the array. A set of random access storage registers temporarily store data from the array and provide high speed page access to an entire page of data from each bank of the memory. The ability to access one bank while simultaneously opening or closing a row in the other bank allows for an unlimited number of high speed sequential data accesses.
REFERENCES:
patent: 4602354 (1986-07-01), Craycraft et al.
patent: 5083296 (1992-01-01), Hara et al.
patent: 5276642 (1994-01-01), Lee
patent: 5287327 (1994-02-01), Takasugi
patent: 5293346 (1994-03-01), Nakajima et al.
patent: 5305263 (1994-04-01), Morgan
patent: 5307314 (1994-04-01), Lee
patent: 5311483 (1994-05-01), Takasugi
patent: 5313433 (1994-05-01), Waller
patent: 5327390 (1994-07-01), Takasugi
patent: 5339276 (1994-08-01), Takasugi
T. Hasegawa, D. Takashima, R. Ogiwara, M. Ohta, S. Shiratake, T. Hamamoto, T. Yamada, M. Aoki, S. Ishibashi, Y. Oowaki, S. Watanabe, F. Masuoka, "An Experimental DRAM with a NAND-Structured Cell", 1993 IEEE International Solid-State Circuits Conference, pp. 46-47.
Blodgett Greg A.
Micro)n Technology, Inc.
Popek Joseph A.
LandOfFree
Synchronous NAND DRAM architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous NAND DRAM architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous NAND DRAM architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-634326