Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Reexamination Certificate
2005-08-02
2005-08-02
Lam, Tuan T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
C327S276000, C327S161000, C327S294000
Reexamination Certificate
active
06924686
ABSTRACT:
A synchronous mirror delay (SMD)includes a model delay line that is coupled to a bi-directional delay line. In operation, an initial edge an input clock signal is applied through the model delay line to the bi-directional delay line. The SMD thereafter operates in a forward delay mode to alternately operate the bi-directional delay line in a forward mode and a backward mode to propagate the initial edge of the input clock signal through the bi-directional delay line and delay the initial edge of the input clock signal by a forward delay. In response to a subsequent edge of the input clock signal, the SMD mirrors the propagation of the input clock signal through the bi-directional delay line during the forward mode and further delay the initial edge of the input clock signal by a backward delay that is substantially equal to the forward delay.
REFERENCES:
patent: 4965810 (1990-10-01), Peischl et al.
patent: 5036528 (1991-07-01), Le et al.
patent: 5077686 (1991-12-01), Rubinstein
patent: 5233316 (1993-08-01), Yamada et al.
patent: 5525939 (1996-06-01), Yamauchi et al.
patent: 5574508 (1996-11-01), Diamant
patent: 5614845 (1997-03-01), Masleid
patent: 5675273 (1997-10-01), Masleid
patent: 5757218 (1998-05-01), Blum
patent: 5910740 (1999-06-01), Underwood
patent: 5946244 (1999-08-01), Manning
patent: 5955905 (1999-09-01), Idei et al.
patent: 5956289 (1999-09-01), Norman et al.
patent: 6067648 (2000-05-01), Hunter et al.
patent: 6069508 (2000-05-01), Takai
patent: 6087868 (2000-07-01), Millar
patent: 6107891 (2000-08-01), Coy
patent: 6150892 (2000-11-01), Lee et al.
patent: 6160755 (2000-12-01), Norman et al.
patent: 6194932 (2001-02-01), Takemae et al.
patent: 6239641 (2001-05-01), Lee
patent: 6240042 (2001-05-01), Li
patent: 6304117 (2001-10-01), Yamazaki et al.
patent: 6310822 (2001-10-01), Shen
patent: 6323705 (2001-11-01), Shieh et al.
patent: 6330197 (2001-12-01), Currin et al.
patent: 6373307 (2002-04-01), Takai
patent: 6378079 (2002-04-01), Mullarkey
patent: 6380811 (2002-04-01), Zarubinsky et al.
patent: 6404248 (2002-06-01), Yoneda
patent: 6417715 (2002-07-01), Hamamoto et al.
patent: 6426900 (2002-07-01), Maruyama et al.
patent: 6480047 (2002-11-01), Abdel-Maguid et al.
patent: 6484268 (2002-11-01), Tamura et al.
patent: 6556489 (2003-04-01), Gomm et al.
patent: 6625765 (2003-09-01), Krishnan
patent: RE38482 (2004-03-01), Leung et al.
patent: 2002/0176315 (2002-11-01), Graaff
patent: 2002/0180499 (2002-12-01), Kim et al.
US 2002/0167346 A1, “circuit and methods for generating internal clock signal of intermediate phase relative to external clock” by Yoon et al., Nov. 14, 2002.
Chae, Jeong-Seok et al., “Wide Range Single-Way-Pumping Synchronous Mirror Delay”, IEEE Electronics Letter Online No. 20000711, Feb. 11, 2000, pp. 939-940.
Jang, Seong-Jin et al., A Compact Ring Delay Line for High Speed Synchronous DRAM, IEEE Symposium on VLSI Circuits Digest of Technical Papers, 1998, pp. 60-61.
Kuge, Shigehiro et al., “A 0.18 βm 256Mb DDR-SDRAM with Low-Cost Post-Mold-Tuning Method for DLL Replica”, IEEE International Solid-State Circuits Conference, Feb. 2000, pp. 402-403.
Saeki, Takanori et al., “A 2.5ns Clock Access 250MHz 256Mb SDRAM with a Synchronous Mirror Delay”, IEEE International Solid-State Circuits Conference, Feb. 1996, pp. 374-375.
Takai, Yasuhiro et al., A 250Mb/s/pin 1Gb Double Data Rate SDRAM with a Bi-Directional Delay and an Inter-Bank Shared Redundancy Scheme, 1999.
Dorsey & Whitney LLP
Lam Tuan T.
Micro)n Technology, Inc.
LandOfFree
Synchronous mirror delay (SMD) circuit and method including... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous mirror delay (SMD) circuit and method including..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous mirror delay (SMD) circuit and method including... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3478579