Synchronous memory with reduced power access mode

Details Synchronous memory with reduced power access mode Synchronous memory with reduced power access mode

1993-12-10

1995-08-01

Popek, Joseph A.

Static information storage and retrieval

Powering

Conservation of power

3652335, 365233, 36523008, 36518905, G11C 702

Patent

active

054385482

ABSTRACT:
The synchronous memory (30) includes an address transition detection and control circuitry (42) which detects whether a net change in a selected portion of the address has occurred between consecutive active edges of the clock signal. If an address transition is detected, then a full memory cycle is initiated as usual. However, if no address transition is detected, the amount of activity performed in that memory cycle is reduced or modified to eliminate certain full memory cycle operations. In the reduced power memory cycle, the data already retained by the latches at the sense amplifiers (36) are accessed rather than accessing the memory array (32) for the same data.

REFERENCES:
patent: 4707809 (1987-11-01), Ando
patent: 4894803 (1990-01-01), Aizaki
patent: 4932001 (1990-06-01), Chow et al.
patent: 5047984 (1991-09-01), Monden
patent: 5124584 (1992-06-01), McClure
patent: 5214610 (1993-05-01), Houston
patent: 5313434 (1994-05-01), Abe
patent: 5327394 (1994-07-01), Green et al.
patent: 5335206 (1994-08-01), Kawamoto

Affiliated with

Also associated with

Rating

Synchronous memory with reduced power access mode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous memory with reduced power access mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous memory with reduced power access mode will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-738190