Static information storage and retrieval – Addressing – Plural blocks or banks
Reexamination Certificate
2006-03-21
2006-03-21
Elms, Richard (Department: 2824)
Static information storage and retrieval
Addressing
Plural blocks or banks
C365S230080, C365S230090, C365S185110, C365S185330, C365S233100
Reexamination Certificate
active
07016254
ABSTRACT:
An improved memory device and architecture has been detailed that enhances a Flash memory device that has an SDRAM compatible interface. The memory device employs a virtual paging scheme that allows the memory to have an efficient Flash internal structure, while logically re-mapping this architecture externally to a compatible virtual SDRAM architecture. This allows for access and operation of the improved memory device with a compatible SDRAM controller device, while Flash specific functions can be performed with an SDRAM command sequence. Internal to the memory, memory array banks are divided into four equal segments by row range and logically re-mapped by placing the segments virtually beside each other. This forms a virtual memory bank structure of equivalent rows and columns as a comparable SDRAM device. Additionally, the improved memory device may also have an extended interface that allows for direct access to the internal Flash memory architecture without logical abstraction.
REFERENCES:
patent: 5732029 (1998-03-01), Lee
patent: 5831929 (1998-11-01), Manning
patent: 5978302 (1999-11-01), Merritt
patent: 6021087 (2000-02-01), Bosshart
patent: 6026465 (2000-02-01), Mills
patent: 6044032 (2000-03-01), Li
patent: 6055202 (2000-04-01), Merritt
patent: 6081477 (2000-06-01), Li
patent: 6108745 (2000-08-01), Gupta
patent: 6154418 (2000-11-01), Li
patent: 6246626 (2001-06-01), Roohparvar
patent: 6304510 (2001-10-01), Nobunaga
patent: 6307795 (2001-10-01), Blodgett
patent: 6314030 (2001-11-01), Keeth
patent: 6392950 (2002-05-01), Ayukawa et al.
patent: 6442076 (2002-08-01), Roohparvar
patent: 6452851 (2002-09-01), Endo
patent: 6496425 (2002-12-01), Abedifard
patent: 6625081 (2003-09-01), Roohparvar
patent: 6798710 (2004-09-01), Roohparvar et al.
patent: 1 063 652 (2000-12-01), None
patent: WO 00 67128 (2000-11-01), None
patent: WO 01 75897 (2001-10-01), None
Roohparvar Frankie Fariborz
Widmer Kevin C.
Elms Richard
Le Toan
Leffert Jay & Polglaze PA
LandOfFree
Synchronous flash memory with virtual segment architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous flash memory with virtual segment architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous flash memory with virtual segment architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3556765