Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Reexamination Certificate
2007-01-09
2007-01-09
Nguyen, Viet Q. (Department: 2827)
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
C365S233100, C365S193000, C365S203000, C365S189011
Reexamination Certificate
active
10877576
ABSTRACT:
A computer system comprises a memory controller and a synchronous non-volatile memory device coupled to the memory controller via a main memory bus. The synchronous flash memory device, in one embodiment, has a command interface comprising a write enable connection (WE#) to receive a write enable signal, a column address strobe connection (CAS#) to receive a column address strobe signal, a row address strobe connection (RAS#) to receive a row address strobe signal. A command operation is initiated in response to a sequence of ACTIVE/WRITE and/or ACTIVE/READ commands provided on the WE#, CAS# and RAS# connections.
REFERENCES:
patent: 5696917 (1997-12-01), Mills et al.
patent: 5748551 (1998-05-01), Ryan et al.
patent: 5822251 (1998-10-01), Bruce et al.
patent: 6026465 (2000-02-01), Mills et al.
patent: 6104667 (2000-08-01), Akaogi
patent: 6104668 (2000-08-01), Lee et al.
patent: 6208564 (2001-03-01), Yamada et al.
patent: 6246609 (2001-06-01), Akaogi
patent: 6246626 (2001-06-01), Roohparvar
patent: 6266282 (2001-07-01), Hwang et al.
patent: 6275446 (2001-08-01), Abedifard
patent: 6278654 (2001-08-01), Roohparvar
patent: 6304488 (2001-10-01), Abedifard et al.
patent: 6304497 (2001-10-01), Roohparvar
patent: 6304510 (2001-10-01), Nobunaga et al.
patent: 6307779 (2001-10-01), Roohparvar
patent: 6307790 (2001-10-01), Roohparvar et al.
patent: 6314019 (2001-11-01), Kuekes et al.
patent: 6314049 (2001-11-01), Roohparvar
patent: 6442076 (2002-08-01), Roohparvar
patent: 6496444 (2002-12-01), Roohparvar
patent: 6560161 (2003-05-01), Zitlaw et al.
patent: 6580659 (2003-06-01), Roohparvar
patent: 6615307 (2003-09-01), Roohparvar
patent: 6691204 (2004-02-01), Roohparvar
patent: 2002/0006074 (2002-01-01), Roohparvar
patent: 2002/0024884 (2002-02-01), Roohparvar
patent: 2002/0034104 (2002-03-01), Roohparvar
patent: 2002/0036922 (2002-03-01), Roohparvar
patent: 2002/0044487 (2002-04-01), Roohparvar
patent: 2002/0126561 (2002-09-01), Roohparvar
patent: 2003/0076733 (2003-04-01), Zitlaw et al.
patent: 2003/0117877 (2003-06-01), Roohparvar
patent: 2003/0133352 (2003-07-01), Roohparvar et al.
patent: 2003/0137885 (2003-07-01), Roohparvar
patent: 2003/0151969 (2003-08-01), Zitlaw et al.
patent: 409167484 (1997-06-01), None
patent: 409265775 (1997-10-01), None
Roohparvar Frankie Fariborz
Zitlaw Cliff
Leffert Jay & Polglaze P.A.
Micro)n Technology, Inc.
Nguyen Viet Q.
LandOfFree
Synchronous flash memory command sequence does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous flash memory command sequence, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous flash memory command sequence will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3774825