Static information storage and retrieval – Addressing – Sync/clocking
Patent
1998-07-06
2000-09-05
Nelms, David
Static information storage and retrieval
Addressing
Sync/clocking
36518908, 365240, 36523003, 365239, G11C 800
Patent
active
061153214
ABSTRACT:
A memory circuit for operating synchronously with a system clock signal is designed with a memory array (250, 252, 254, 256) having a plurality of memory cells arranged in rows and columns. Each column decode circuit of a plurality of column decode circuits (502) produces a select signal at a respective column select line (108) in response to a first column address signal. A plurality of sense amplifier circuits (202) is arranged in groups. Each sense amplifier circuit is coupled to a respective column of memory cells. Each sense amplifier circuit includes a select transistor for coupling the sense amplifier to a respective data line (203). A control terminal of each select transistor of a group of sense amplifier circuits is connected to the respective column select line. A data sequence circuit (218) is coupled to receive four data bits from four respective data lines (210, 212, 214, 216) in response to a first cycle of the system clock signal. The data sequence circuit produces four ordered data bits in response to a control signal and a second column address signal. A register circuit (220) is coupled to receive the four ordered data bits. The register circuit produces a sequence of the four ordered data bits in response to a plurality of cycles of the system clock signal after the first cycle of the system clock signal.
REFERENCES:
patent: 4394753 (1983-07-01), Penzel
patent: 4429375 (1984-01-01), Kobayashi et al.
patent: 4581721 (1986-04-01), Gunawardana
patent: 4618947 (1986-10-01), Tran et al.
patent: 4649511 (1987-03-01), Gdula
patent: 4680738 (1987-07-01), Tam
patent: 5077693 (1991-12-01), Hardee et al.
patent: 5083296 (1992-01-01), Hara et al.
patent: 5093807 (1992-03-01), Hashimoto et al.
patent: 5126975 (1992-06-01), Handy et al.
patent: 5179670 (1993-01-01), Farmwald et al.
patent: 5226011 (1993-07-01), Yanagisawa
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5280594 (1994-01-01), Young et al.
patent: 5319759 (1994-06-01), Chan
patent: 5384745 (1995-01-01), Konishi et al.
patent: 5386391 (1995-01-01), Watanabe
patent: 5390149 (1995-02-01), Vogley et al.
patent: 5400288 (1995-03-01), Hashimoto et al.
patent: 5587954 (1996-12-01), Vogley et al.
patent: 5895482 (1999-04-01), Toda
patent: 5953278 (1999-09-01), McAdams et al.
Reese, Ed and Eddy Huang, A Sub-10nS Cache SRAM for High Performance 32 Bit Microprocessors, IEEE, 1990 Cust. IC Confr., pp. 24.2.1-24.2.4.
Wilson, Ron, Will the Search for the Ideal Memory Architecture Ever End?, Computer Design, Jul. 1, 1990, pp. 78-99.
Hochstedler, Charles, Self-Timed SRAMs Pace High-Speed ECL Processors, Semiconductor Memories, 1990, pp. 4-10.
Lineback, J. Robert, System Snags Shouldn't Slow the Boom in Fast Static RAMS, Electronics, Jul. 23, 1987, pp. 60-62.
Triad Semiconductors Inc., Static RAMs have on-chip address and Data Latches for Pipelining, EDN, Dec. 8, 1988, p. 116.
Cole, Bernard C., Motorola's Radical SRAM Design Speeds Systems 40%, Electronics, Jul. 23,1987, pp. 66-68.
Iqbal, Mohammad Shakaib, Internally Timed RAMs Build Fast Writable Control Stores, Electronic Design, Aug. 25, 1988, pp. 93-96.
Leibson, Steven, SRAMs' On-Chip Address and Data Latches Boost Throughput in Pipelined Systems, EDN, Oct. 13, 1988, pp. 102-103.
M. Hashimoto, et al., Proc. IEEE, Custom IC Confr., May 4-7, 1987, pp. 315-318.
M. Hashimoto et al., Proc. IEEE, vol. 23, No. 2, Apr. 1988, pp. 490-499.
Gallant, John, Special-feature SRAMs, EDN, Jun. 20, 1991, pp. 104-112/.
Weber, Samuel, Specialty SRAMs Are Filing the Speed Gap, Electronics, May 1990, pp. 85-87.
T. Mori et al, "55 nsec, 1.3 Mb Video Memory With Rectangular Access for Graphic Systems", Electronic Information Communication Institute Technological Research Report, vol. 89, No. 69, DRAM 20 Proceeding Technology, pp. 49-54 (4740), ICD 89 26-40, Jun. 2, 1989, EIC Electronic Information Communication Institute Cooperated.
Kawamura J. Patrick
Koelling Jeffrey E.
Donaldson Richard L.
Holland Robby T.
Nelms David
Rountree Robert N.
Texas Instruments Incorporated
LandOfFree
Synchronous dynamic random access memory with four-bit data pref does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous dynamic random access memory with four-bit data pref, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous dynamic random access memory with four-bit data pref will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2219569