Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2005-08-09
2005-08-09
Tran, Andrew Q. (Department: 2824)
Static information storage and retrieval
Addressing
Sync/clocking
C365S230030
Reexamination Certificate
active
06928028
ABSTRACT:
A synchronous DRAM has cell arrays arranged in matrix, divided into banks accessed asynchronously, and n bit I/O buses for transferring data among the cell arrays. In the DRAM, the banks are divided into m blocks, the n-bit I/O buses located between adjacent banks, is used for time sharing between adjacent banks in common, the n bit I/O buses, used for time sharing between adjacent banks in common, are grouped into n/m-bit I/O buses, every n/m bits for each block of m blocks of bank, and in each block in each bank, data input/output are carried out between the n/m-bit I/O buses and data bus lines in each block. A synchronous DRAM includes a first and second internal clock systems for controlling a burst data transfer in which a string of burst data being transferred in synchronism with an external clock signal, when one of the internal clock systems is driven, the burst data transfer is commenced immediately by the selected internal clock system.
REFERENCES:
patent: 4630230 (1986-12-01), Sundet
patent: 5327390 (1994-07-01), Takasugi
patent: 5384745 (1995-01-01), Konishi et al.
patent: 5386385 (1995-01-01), Stephens, Jr.
patent: 5390149 (1995-02-01), Vogley et al.
patent: 5404336 (1995-04-01), Imai
patent: 5412613 (1995-05-01), Galbi
patent: 5446696 (1995-08-01), Ware et al.
patent: 5450364 (1995-09-01), Stephens, Jr. et al.
patent: 5539696 (1996-07-01), Patel
patent: 5587950 (1996-12-01), Sawada et al.
patent: 5590086 (1996-12-01), Park et al.
patent: 5594704 (1997-01-01), Konishi et al.
patent: 5596541 (1997-01-01), Toda
patent: 5631871 (1997-05-01), Park et al.
patent: 5703828 (1997-12-01), Park et al.
patent: RE35723 (1998-02-01), Takasugi
patent: 5715211 (1998-02-01), Toda
patent: 5835956 (1998-11-01), Park et al.
patent: 5838990 (1998-11-01), Park et al.
patent: 6018491 (2000-01-01), Toda
patent: 6144615 (2000-11-01), Toda
patent: 6377503 (2002-04-01), Toda
patent: 6487142 (2002-11-01), Toda
patent: 3727688 (1988-02-01), None
patent: 60-157798 (1985-08-01), None
patent: 4-247393 (1992-09-01), None
patent: 5-21753 (1993-01-01), None
patent: 5-234377 (1993-09-01), None
patent: 06-259370 (1994-09-01), None
Masao Taguchi, et al., “A 40-ns 64-Mb DRAM with 64-b Parallel Data Bus Architecture,” IEEE Journal of Solid State Circuits, No. 11, pp. 1493-1497, Nov. 26, 1991.
Hogan & Hartson LLP
Kabushiki Kaisha Toshiba
Tran Andrew Q.
LandOfFree
Synchronous dynamic random access memory for burst... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous dynamic random access memory for burst..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous dynamic random access memory for burst... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3473931