Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2000-12-21
2002-07-09
Lane, Jack A. (Department: 2185)
Static information storage and retrieval
Addressing
Sync/clocking
C365S221000, C365S236000, C365S239000, C365S230080, C365S230090
Reexamination Certificate
active
06418078
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates in general to digital memory circuits. Specifically, the present invention relates to digital memory circuits which have particular advantages when used in connection with video applications.
BACKGROUND OF THE INVENTION
Digital TV, VCR, and related video applications often utilize a frame or field memory that stores pixels which together represent an entire frame of video. Such a frame memory is used in producing a variety of special effects, such as frame freezing, zoom, pan, split screen monitoring, and the like. Although a frame memory may be constructed using conventional discrete integrated circuits, such a frame memory is relatively expensive, dissipates an undesirably large amount of power, and occupies an undesirably large amount of space. When such a frame memory is targeted for use in a commercial product, these problems are major ones. Accordingly, a single integrated circuit, either alone or in combination with as few other integrated circuits as possible, improves upon a frame memory which has been constructed from conventional discrete integrated circuits.
Prior art integrated circuit devices have attempted to address the frame memory problem. However, such devices fail to provide an architecture which adequately addresses video application needs. For example, devices which include only a few of the typically needed frame memory functions may be used in providing a wide variety of special effects. However, they must be combined with such a large quantity of conventional discrete integrated circuits that little improvement results over constructing a frame memory entirely from conventional discrete integrated circuits. On the other hand, a conventional frame memory integrated circuit may include a random access memory with complete on-chip address calculation. A video application which utilizes such a frame memory accesses the entire frame memory serially. Thus, frame freeze and split screen monitoring special effects are supported. However, zoom and pan functions are either impossible or impractical using such a device.
Accordingly, the industry feels a need for a frame memory integrated circuit which optimizes circuit architecture to accommodate a wide variety of special effects without requiring a large quantity of surrounding integrated circuits.
SUMMARY OF THE INVENTION
Accordingly, it is an advantage of the present invention that a frame memory circuit is provided which permits limited random access. Consequently, a device constructed according to the teachings of the present invention may be efficiently used to perform a wide variety of special effect video applications.
Another advantage of the present invention is that a memory circuit is provided which includes a variety of address calculation modes. Thus, a portion of the address calculations for certain special effect functions may be transferred to the memory circuit, and a video application which utilizes such a memory circuit need not allocate processing power to such calculations.
The above advantages of the present invention are carried out in one form by a memory circuit which stores and provides steams of data. This memory circuit supports both serial access and random access. A data input of a random access memory array couples to a data buffer so that the data buffer may synchronize operation of the memory array with the streams of data. An address input of the random access memory array couples to an address sequencer which generates a sequence of memory addresses that are successively applied to the memory array. An address buffer request also couples to the address sequencer. The address buffer register supplies a random access address to the address sequencer to initialize the sequence of memory addresses supplied by the address sequencer.
REFERENCES:
patent: 3740723 (1973-06-01), Beausoleil et al.
patent: 3758761 (1973-09-01), Henrion
patent: 3771145 (1973-11-01), Wiener
patent: 3821715 (1974-06-01), Hoff et al.
patent: 3882470 (1975-05-01), Hunter
patent: 3895360 (1975-07-01), Cricchi et al.
patent: 3924241 (1975-12-01), Kronies
patent: 3956727 (1976-05-01), Ball
patent: 3962689 (1976-06-01), Brunson
patent: 3969706 (1976-07-01), Proebsting et al.
patent: 3972028 (1976-07-01), Weber et al.
patent: 3975714 (1976-08-01), Weber et al.
patent: 3983537 (1976-09-01), Parsons et al.
patent: 4007452 (1977-02-01), Hoff
patent: 4038648 (1977-07-01), Chesley
patent: 4099231 (1978-07-01), Kotok et al.
patent: 4120048 (1978-10-01), Fuhrman
patent: 4152781 (1979-05-01), Aichelmann, Jr.
patent: 4191996 (1980-03-01), Chesley
patent: 4205373 (1980-05-01), Shah
patent: 4225947 (1980-09-01), Councill et al.
patent: 4247817 (1981-01-01), Heller
patent: 4249247 (1981-02-01), Patel
patent: 4286321 (1981-08-01), Baker et al.
patent: 4306298 (1981-12-01), McElroy
patent: 4315308 (1982-02-01), Jackson
patent: 4321695 (1982-03-01), Redwine et al.
patent: 4333142 (1982-06-01), Chesley
patent: 4355376 (1982-10-01), Gould
patent: 4373183 (1983-02-01), Means et al.
patent: 4375084 (1983-02-01), Urushibata
patent: 4385350 (1983-05-01), Hansen et al.
patent: 4388696 (1983-06-01), Test, II et al.
patent: 4415994 (1983-11-01), Ive et al.
patent: 4435792 (1984-03-01), Bechtolsheim
patent: 4443864 (1984-04-01), McElroy
patent: 4449207 (1984-05-01), Kung et al.
patent: 4463443 (1984-07-01), Frankel et al.
patent: 4468738 (1984-08-01), Hansen et al.
patent: 4470114 (1984-09-01), Gerhold
patent: 4481625 (1984-11-01), Roberts et al.
patent: 4488218 (1984-12-01), Grimes
patent: 4493060 (1985-01-01), Varshney
patent: 4500905 (1985-02-01), Shibata
patent: 4509142 (1985-04-01), Childers
patent: 4519034 (1985-05-01), Smith et al.
patent: 4549283 (1985-10-01), McDermott, III
patent: 4558377 (1985-12-01), Collins et al.
patent: 4567579 (1986-01-01), Patel et al.
patent: 4581721 (1986-04-01), Gunawardana
patent: 4595923 (1986-06-01), McFarland, Jr.
patent: 4608669 (1986-08-01), Klara et al.
patent: 4608678 (1986-08-01), Threewitt
patent: 4618947 (1986-10-01), Tran et al.
patent: 4630193 (1986-12-01), Kris
patent: 4633441 (1986-12-01), Ishimoto
patent: 4644502 (1987-02-01), Kawashima
patent: 4646270 (1987-02-01), Voss
patent: 4649511 (1987-03-01), Gdula
patent: 4649516 (1987-03-01), Chung et al.
patent: 4654655 (1987-03-01), Kowalski
patent: 4667313 (1987-05-01), Pinkham et al.
patent: 4685089 (1987-08-01), Patel et al.
patent: 4706166 (1987-11-01), Go
patent: 4719627 (1988-01-01), Peterson et al.
patent: 4745548 (1988-05-01), Blahut
patent: 4764846 (1988-08-01), Go
patent: 4770640 (1988-09-01), Walter
patent: 4779089 (1988-10-01), Theus
patent: 4785394 (1988-11-01), Fischer
patent: 4789960 (1988-12-01), Willis
patent: 4796224 (1989-01-01), Kawai et al.
patent: 4811202 (1989-03-01), Schabowski
patent: 4818985 (1989-04-01), Ikeda
patent: 4833651 (1989-05-01), Seltzer et al.
patent: 4837682 (1989-06-01), Culler
patent: 4860198 (1989-08-01), Takenaka
patent: 4899316 (1990-02-01), Nagami
patent: 4933835 (1990-06-01), Sachs et al.
patent: 4949301 (1990-08-01), Joshi et al.
patent: 4975763 (1990-12-01), Baudouin et al.
patent: 4999814 (1991-03-01), Hashimoto
patent: 5023488 (1991-06-01), Gunning
patent: 5179670 (1993-01-01), Farmwald et al.
patent: 5319755 (1994-06-01), Farmwald et al.
patent: 0147268 (1985-07-01), None
patent: 0276870 (1985-07-01), None
patent: 0162234 (1985-11-01), None
patent: 59 56276 (1982-09-01), None
patent: 62152050 (1987-07-01), None
Bell Laboratories, Incorporated, Transmission Systems for Communications, 5th Edition, 1982, pp. 590-591.
Cole, Bernard C., “Motorola's Radical SRAM Design Speeds Systems 40% Electronics”, Jul. 23, 1987, pp. 66-68.
Hashimoto, Masashi et al., “A 20-ns 256K X 4 FIFO Memory”, IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1988, pp. 490-499.
Hashimoto, Masashi et al., “A 20 ns 256K X 4 FIFO Memory”, IEEE 1987 Custom Integrated Circuits Conference, May 4-7, 1987, pp. 315-318.
Horowitz, Mark et al., “MIPS-X: A 20-MIPS Peak, 32-bit Microprocessor with On-Chip Cache”, IEEE Journal of Solid-Circuits, vol. SC-22, N
Dolait Jean-Pierre
Frantz Gene A.
Hashimoto Masashi
Moravec John Victor
Bassuk Lawrence J.
Brady W. James
Frederick J. Telecky, Jr.
Lane Jack A.
Texas Instruments Incorporated
LandOfFree
Synchronous DRAM device having a control data buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous DRAM device having a control data buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous DRAM device having a control data buffer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2823875