Synchronous detector with reduced error computation for maximal-

Details Synchronous detector with reduced error computation for maximal- Synchronous detector with reduced error computation for maximal-

1996-09-13

1999-03-09

Nguyen, Chau

Multiplex communications

Communication over free space

Having a plurality of contiguous regions served by...

370342, 375209, 375210, H04J 1304

Patent

active

058810579

ABSTRACT:
In a RAKE receiver, a radio frequency CDMA signal is converted to a baseband digital signal and despread with multiple despreading sequences of different phase timing to produce multiple despread signals. Synchronous detectors are arranged to receive the despread signals as input symbol sequences and cross-correlations between the input symbol sequences and an output symbol sequence, detect an auto-correlation of the output symbol sequence, produce fading vectors representative of ratios of the cross-correlations to the auto-correlation, demodulate the input symbol sequences with the fading vectors, detect auto-correlations of the input symbol sequences, and estimate errors from the fading vectors, the cross-correlations and the auto-correlations of the input symbol sequences. Amplitudes of the input symbol sequences are estimated from the auto-correlations of the input symbol sequences. The demodulated sequences are maximal-ratio combined according to the estimated errors and the estimated amplitudes. From the combined signal, the output symbol sequence is produced by a decision circuit.

REFERENCES:
patent: 5237586 (1993-08-01), Bottomley
patent: 5361276 (1994-11-01), Subramanian
patent: 5548613 (1996-08-01), Kaku et al.
patent: 5691974 (1997-11-01), Zehavi et al.
patent: 5694388 (1997-12-01), Sawhashi et al.
patent: 5719899 (1998-02-01), Thielecke et al.

Affiliated with

Also associated with

Rating

Synchronous detector with reduced error computation for maximal- does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous detector with reduced error computation for maximal-, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous detector with reduced error computation for maximal- will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1328557