Synchronous delay line with quadrature clock phases

Details Synchronous delay line with quadrature clock phases Synchronous delay line with quadrature clock phases

1989-11-13

1991-02-19

Miller, Stanley D.

Electrical transmission or interconnection systems

With nonswitching means responsive to external nonelectrical...

Temperature responsive

307606, 307603, 307605, 328 63, H03K 513, H03K 700

Patent

active

049946951

ABSTRACT:
A synchronous delay line with quadrature clock phases provides for an improved output from the taps of a delay line. The delay line is comprised of a phase generator, a plurality of voltage controlled delay stages arranged serially, wherein the last VCD stage is coupled to a sample-and-hold circuit for providing an analog control voltage for controlling the delay. The phase generator generates in-phase clock signals to the interior delay stages, but provides quadrature clock phases to the delay stages at the extremities of the delay line. The quadrature clock phases provide for the low and high times of the tap outputs near the extremities of the synchronous delay line to be sufficiently long in duration for use in MOS circuits.

REFERENCES:
patent: 4675612 (1987-06-01), Adams et al.

Affiliated with

Also associated with

Rating

Synchronous delay line with quadrature clock phases does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous delay line with quadrature clock phases, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous delay line with quadrature clock phases will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1145832