Multiplex communications – Wide area network – Packet switching
Patent
1991-04-08
1994-02-15
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
375 87, 375120, H04J 312
Patent
active
052873595
ABSTRACT:
A circuit for receiving and decoding Manchester-encoded communication signals such as those used in an Ethernet network. The circuit uses a single local reference clock signal to clock a shift register that temporarily stores samples of the incoming signal. A window pointer selects a particular bit of the shift register as the current output bit; the value of the window pointer is maintained by a feedback loop which tracks any phase error in the incoming signal, that the output data remains in phase with the incoming signal. The combined functions of a Manchester-decoder and retiming circuit are thus provided in a simple circuit.
REFERENCES:
patent: 3820031 (1974-06-01), Smithlin
patent: 4012598 (1977-03-01), Wiley
patent: 4080572 (1978-03-01), Hastings et al.
patent: 4085288 (1978-04-01), Viswanathan
patent: 4361895 (1982-11-01), Khoudari
patent: 4450572 (1984-05-01), Stewart et al.
patent: 4525848 (1985-06-01), Simpson
patent: 4577163 (1986-03-01), Culp
patent: 4584695 (1986-04-01), Wong et al.
patent: 4599735 (1986-07-01), Surie et al.
patent: 4608702 (1986-08-01), Hirzel et al.
patent: 4653075 (1987-03-01), Wisniewski
patent: 4745626 (1988-05-01), Wells
patent: 4756011 (1988-07-01), Cordell
patent: 4791386 (1988-11-01), Shiga
patent: 4821297 (1989-04-01), Bergmann et al.
patent: 4862482 (1989-08-01), Patchen
Alexandridis, Microprocessor System Design Concepts, pp. 126-131.
Anonymous research disclosure No. 31998 dated Nov. 1990.
Digital Equipment Corporation
Nguyen Chau T.
Olms Douglas W.
LandOfFree
Synchronous decoder for self-clocking signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous decoder for self-clocking signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous decoder for self-clocking signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1213155