Coded data generation or conversion – Digital code to digital code converters – Parallel to serial
Reexamination Certificate
2007-11-20
2007-11-20
Williams, Howard L. (Department: 2819)
Coded data generation or conversion
Digital code to digital code converters
Parallel to serial
C341S100000
Reexamination Certificate
active
10919093
ABSTRACT:
In accordance with the present invention a data processing circuit includes a first data path for processing first data. The first data path includes a first data storage circuit. A second data path is provided for processing second data. The second data path includes a second data storage circuit. A multiplexer having a first input coupled to the first data path and a second input coupled to the second data path receives the stored values. The multiplexer includes a select input coupled to a clock signal. A delay circuit is configured to delay storage of the second data in the second data storage circuit, wherein the first data storage circuit stores the first data in response to receiving a first timing signal, and the second data storage circuit stores the second data in response to receiving a second timing signal.
REFERENCES:
patent: 5319369 (1994-06-01), Majos et al.
patent: 5654969 (1997-08-01), Wilhelmsson
patent: 5774080 (1998-06-01), Morley
patent: 6362680 (2002-03-01), Barnes
patent: 6400291 (2002-06-01), Sankey
patent: 6614371 (2003-09-01), Zhang
patent: 6909309 (2005-06-01), Green
patent: 6911855 (2005-06-01), Yin et al.
patent: 2002/0087991 (2002-07-01), Ortega Rodriguez et al.
Cong. H. et al. (2001). “A 10Gb/s 16:1 Multiplexer and 10 GHz Clock Synthesizer in 0.25 μm SiGe BiCMOS,” IEEE International Solid-State Circuits Conference 2001/Session 5/Gigabit Optical Communications I/5 4, 80-81, 434-435, no month.
Fujii, M. (1998). “A 150 mW 8:1 MUX and a 170 mW 1:8 DEMUX for 2.4 Gb/s Optical-Fiber Communication Systems Using n-AlGaAs/i-InGaAs HJFET's,” IEEE Transactions on very large scale integration (VLSI) Systems, vol. 6, No. 1, Mar. 1998, 43-46.
Fukaishi, M. et al., (1999). “A 2.125-Gb/s BiCMOS Fiber Channel Transmitter for Serial Data Communications,” IEEE Journal of Solid-State Circuits, vol. 34, No. 9, Sep. 1999, 1325-1330.
Ishida, K. et al., (1991). “A 10-GHz 8-b Multiplexer/Demultiplexer Chip Set for the SONET STS-192 System,”IEEE Journal of Solid-State Circuits, 26(12):1936-1943, no month.
Mattia, J.P. (1999). “High-Speed Multiplexers: A 50Gb/s 4:1 MUX in InP HBT Technology,” IEEE GaAs IC Symp., 1999, 189-192, no month.
Möller, M. et al., (1998). “SiGe retiming high-gain power MUX for directly driving an EAM up to 50 Gbit/s,” Electronics Letters 34(18):1782-1784, no month.
Murata, K. et al. (1992) . “20Gbit/s GaAs MESFET Multiplexer IC Using a Novel T-Type Flip-Flop Circuit,” Electronics Letter 28(22): 2090-2091, no month.
Nakura, T. et al., (2000). “A 3.6-Gb/s 340-m W 16:1 Pipe-Lined Multiplexer using 0.18 μm SOI-CMOS Technology,” IEEE Journal of Solid-State Circuits, vol. 35, No. 5, May 2000, 751-756.
Navarro S. Jr., J. and Van Noije, W.A.M. (1998). “Design of a 8:1 MUX AT 1.7Gbit/s in 0.8 μm CMOS Technology,”: in: Proceedings of the 8th Great Lakes Symposium on VLSI Louisiana, Feb. 1998, 103-107, no month.
Numata, K. et al. (1995). “Ultra-Low-Power-Consumption Hetrojunction FET 8:1 MUX/1:8 DEMUX for 2.4-GBPS Optical-Fiber Communication Systems,” IEEE GaAs IC Symposium 39-42, no month.
Seshita, T. et al. (1994). 20GHz 8b Multiplexer Implemented with 0.5 μm WNx/W-Gate GaAs MESFET's, IEEE International Solid State Circuits Conference 1994/Session 10/Optical Communication/Paper TP 10.3, 172-173, no month.
Stout, C.L. and Doernberg, J. (1993). “10-Gb/s Silicon Bipolar 8:1 Multiplexer and 1:8 Demultiplexer,” IEEE Journal of Solid-State Circuits 28(3):339-343, no month.
Yamaguchi, S. et al. (1992). “Ultrahigh Speed 2 bit MUX and DEMUX ICs Using AlGaAs/GaAs L-BCT Technology,” Electronics Letters, 28(7):690-692, no month.
Broadcom Corporation
Lauture Joseph
Williams Howard L.
LandOfFree
Synchronous data serialization circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous data serialization circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous data serialization circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3814329