Synchronous controlled, self-timed local SRAM block

Details Synchronous controlled, self-timed local SRAM block Synchronous controlled, self-timed local SRAM block

2005-09-20

2005-09-20

Nguyen, Tan T. (Department: 2818)

Static information storage and retrieval

Addressing

Sync/clocking

C365S063000, C365S230030

Reexamination Certificate

active

06947350

ABSTRACT:
The present invention relates to a synchronous self timed memory device. The device includes a plurality of memory cells forming a cell array, at least one local decoder interfacing with the cell array, at least one local sense amplifier and at least one local controller. The local sense amplifier interfaces with at least the decoder and cell array, and is adapted to precharge and equalize at least one line coupled thereto. The local controller interfaces with and coordinates the activities of at least the local decoder and sense amplifier. One embodiment of the present invention relates to a memory device comprising a plurality of synchronous controlled global elements and a plurality of self-timed local elements. In this embodiment, at least one of the self-timed local elements interfaces with the synchronous controlled global element.

REFERENCES:
patent: 5495444 (1996-02-01), Okubo et al.
patent: 5570319 (1996-10-01), Santoro et al.
patent: 5781496 (1998-07-01), Pinkham et al.
patent: 5802004 (1998-09-01), McClure
patent: 5822268 (1998-10-01), Kirihata
patent: 5986964 (1999-11-01), Ariki et al.
patent: 6031784 (2000-02-01), Ong
patent: 6038193 (2000-03-01), Wang et al.
patent: 6067271 (2000-05-01), Isa
patent: 6118723 (2000-09-01), Agata et al.
patent: 6125070 (2000-09-01), Tomishima
patent: 6134141 (2000-10-01), Wong
patent: 6134153 (2000-10-01), Lines et al.
patent: 6137730 (2000-10-01), Chien
patent: 6282131 (2001-08-01), Roy
patent: 6321316 (2001-11-01), Manning
patent: 6351419 (2002-02-01), Dietrich et al.
patent: 6411557 (2002-06-01), Terzioglu et al.
patent: 6424554 (2002-07-01), Kawasumi
patent: 6611446 (2003-08-01), Kawasumi

Affiliated with

Also associated with

Rating

Synchronous controlled, self-timed local SRAM block does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous controlled, self-timed local SRAM block, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous controlled, self-timed local SRAM block will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3396039