Synchronous circuit with improved clock to data output access ti

Details Synchronous circuit with improved clock to data output access ti Synchronous circuit with improved clock to data output access ti

1997-02-13

1999-01-26

Lam, Tuan T.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Particular stable state circuit

327203, 327144, H03K 3289

Patent

active

058642528

ABSTRACT:
A synchronous circuit, such as an SRAM, a DRAM or a programmable logic device, has internal circuitry, a master input latch clocked by a master clock generator, and a slave output latch clocked by a slave clock generator. The master input latch is rendered transparent prior to the start of system setup time so that information input signals can pass through the master input latch and undergo processing in the circuitry prior to the start of a system cycle. After correct and stable information output signals are generated by the internal circuitry, these signals are latched into the slave output latch as correct and stable output information. The master latch may be clocked from the latched to the transparent state before the slave latch is clocked from the transparent to the latched state, provided that the time period between these two transitions is less than the minimum processing time of the internal circuitry. By advancing the start of the internal signal processing by a time period equal to the system setup time, the system clock to data output access time is substantially shortened.

REFERENCES:
patent: 5130568 (1992-07-01), Miller et al.
patent: 5162667 (1992-11-01), Yasui et al.
patent: 5259006 (1993-11-01), Price et al.

Affiliated with

Also associated with

Rating

Synchronous circuit with improved clock to data output access ti does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous circuit with improved clock to data output access ti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous circuit with improved clock to data output access ti will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1453013