Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1992-07-13
1993-08-24
Sikes, William L.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307269, 3072723, 307279, 307572, 307603, 377 79, H03K 3356, H03K 1722, H03K 513
Patent
active
052392066
ABSTRACT:
Disclosed here are D-type flipflops cascaded in a semicustom LSI such as a standard cell or a gate array. Clock signals supplied to each of the flipflops have phases different from each other due to clock skew. A signal indicative of a data signal holding in the flipflop in one stage is applied to the flipflop in the preceding stage. The flipflop in the preceding stage is responsive to the applied signal for allowing a data signal held in a master latch to be transmitted to a slave latch. As a result, the passing through of data which might be possibly caused by the clock skew can be prevented. In other words, the passing of a data signal through two flipflops during one clock cycle can be prevented.
REFERENCES:
patent: 3588527 (1971-06-01), Cricchi
patent: 3812384 (1974-05-01), Skorup
patent: 4103185 (1978-07-01), Denes
patent: 4275316 (1981-06-01), Knapp
patent: 4495629 (1985-01-01), Zasio et al.
patent: 4554467 (1985-11-01), Vaughn
patent: 4667339 (1987-05-01), Tubbs et al.
patent: 4691122 (1987-09-01), Schnizlein et al.
patent: 4733405 (1988-03-01), Shimizume et al.
patent: 4843254 (1989-06-01), Motegi et al.
patent: 4974241 (1990-11-01), McClure et al.
patent: 5015875 (1991-05-01), Giles et al.
patent: 5118975 (1992-06-01), Hillis et al.
Advanced Micro Devices , Inc.
Cunningham Terry D.
Sikes William L.
LandOfFree
Synchronous circuit with clock skew compensating function and ci does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous circuit with clock skew compensating function and ci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous circuit with clock skew compensating function and ci will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-831390