Synchronous calibration test circuit for use in recording...

Electricity: measuring and testing – Impedance – admittance or other quantities representative of... – Calibration

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C360S031000, C369S053130

Reexamination Certificate

active

06222375

ABSTRACT:

FIELD OF INVENTION
Invention relates to calibration test circuits for recording system devices, and more particularly to calibration test circuits for detecting drive fly height that may indicate impending drive failure.
BACKGROUND OF INVENTION
Within disk drives, characterization circuits in the channel chip (i.e., PRML) are typically provided to measure head and media parametrics, thereby eliminating a need for external equipment such as an oscilloscope or a spectrum analyzer. Currently, these measurement circuits, such as the harmonic sensor circuit described in U.S. Pat. No. 5,784,296, obtain head/media measurements with all transfer functions of the calibration circuit locked in fixed, non-adaptive states. A particular application of the harmonic sensor is to measure changes in fly height of the playback head. Changes in fly height are important to disk drives (or tape drives) since these critical changes are indications of potential drive failure from such as unwanted contamination and sensitivity to atmospheric pressure, or sensitivity to mechanical parameters in the drive such as tape tension in a tape drive. However, a limitation of the harmonic sensor is that changes in the transfer function characteristics of the channel chip (such as, i.e., a PRML chip) due to environmental factors can be mistaken for changes in a head or media parameter, thereby corrupting the measurements sensed by the harmonic sensor. Specifically, environmental variations such as temperature, or supply voltage can change the gain of the transfer functions in the front end of a channel chip. These changes in circuit characteristics are not distinguishable from changes in the head/media interface in current measurements by the harmonic sensor.
An additional drawback of the harmonic sensor technology described in U.S. Pat. No. 5,784,296 is that the by holding the transfer function of the drive in a static mode (i.e. not allowing the chip to adapt to its environment), the detector's performance can be degraded by changes in the signal. Thus, for example, if the user wishes to perform a test such as measuring changes in fly height versus atmospheric pressure, the equalization of the incoming signal should be identical to that used when the test is started. Because the playback signal changes with atmospheric pressure, the equalization should correspondingly change to compensate for the new signal. However, the transfer functions are locked in non-adaptive state during head/media parametric measurements, thus resulting in misequalization and increased error rate. The increased error rate can limit the range over which the harmonic sensor can be used.
There is therefore a need to measure variations in head/media parameters, and distinguish those measurements from environmentally sensitive transfer function characteristics so to more accurately acquire measurements necessary for measuring fly height, conducive for detecting drive failure before data lost.
SUMMARY OF INVENTION
A synchronous calibration test circuit is provided in accordance with the principles of this invention that uses a bandgap reference voltage of a PRML chip to generate as output a programmable frequency reference signal whose amplitude is invariant with environmental conditions. A bandgap referenced signal is injected at the input of a signal path of the PRML chip and measured after the PRML's A/D converter using the synchronous test calibration circuit of this invention. Since the bandgap referenced signal is insensitive to voltage supply fluctuations as well as temperature and process variations this reference signal can be used to measure and characterize changes in the transfer function of the analog signal path in the PRML chip, unhampered by the environmental sensitivities of the circuits that comprise transfer function of the analog portion of the chip. Any variation measured in the referenced signal at the output of the PRML filter or gain stages is attributable to the changes in the transfer characteristics of the filter or the gain stage.
Thus, the calibration circuit of this invention allows calibration of analog and digital signal processing blocks so that absolute, rather than relative head/media measurements can be made. In one example, the calibration circuit enables the harmonic sensor to measure absolute changes in fly height over the life of a drive.


REFERENCES:
patent: 4688113 (1987-08-01), Parsons
patent: 5130866 (1992-07-01), Klaassen et al.
patent: 5172280 (1992-12-01), Quintus et al.
patent: 5784296 (1998-07-01), Baker et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Synchronous calibration test circuit for use in recording... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous calibration test circuit for use in recording..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous calibration test circuit for use in recording... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2454132

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.