Synchronous address latching for memory arrays

Details Synchronous address latching for memory arrays Synchronous address latching for memory arrays

1994-06-03

1996-03-05

Nelms, David C.

Static information storage and retrieval

Addressing

Including particular address buffer or latch circuit...

36523002, 36523003, 36523004, 365233, G11C 800

Patent

active

054973554

ABSTRACT:
Synchronous address latching circuitry for a memory device having at least first and second banks of memory arrays is described. The latching circuitry has first and second master latches to receive and store an external address. A first slave latch is also included to receive and store the external address from the first master latch if the external address belongs to the first bank and to provide the external address as a first address to the first bank. A second slave latch is included to receive and store the external address from the second master latch if the external address belongs to the second bank and to provide the external address as a second address to the second bank.

REFERENCES:
patent: 4785428 (1988-11-01), Bajawa et al.
patent: 5261064 (1993-11-01), Wyland
patent: 5297148 (1994-03-01), Harari et al.
patent: 5302866 (1994-04-01), Chiang et al.
patent: 5306963 (1994-04-01), Leak et al.
patent: 5331601 (1994-07-01), Parris
patent: 5404338 (1995-04-01), Murai et al.
Dipert, Brian. Flash Memory vol. II: "Flash Memory: Meeting The Needs Of Mobile Computing" AR-715. pp. 10-8 thru 10-15, Intel Corporation, Mt. Prospect, IL. 1992.
Dipert, Brian. Mobile Computer Products: "28F008SA Hardware Interfacing" AP 359, pp. 4-299 thru 4-309, Intel Corporation, Mt. Prospect, IL. Aug., 1992.
"Memory in the fast lane", Betty Prince, IEEE Spectrum, Feb., 1994, pp. 38-41. Order No. 0018-9235/94.
Dipert, Brian & Levy, Markus. "Designing with Flash Memory, The definitive guide to designing flash memory hardware and software for components and PCMCIA cards." Chapter Five: Hardware Interfacing To Flash Memory Components. Annabooks, San Diego, California, Oct., 1993, pp. 73-104.
Flash Memory: vol. I: "Flash Memory Overview", Intel Corporation, Mt. Prospect, IL. Nov. 1992. pp. 2-1 to 2-6. Order No. 296101-004.
Sama, Anil & Dipert, Brian. Flash Memory: vol. I: "Power Supply Solutions For Flash Memory" AP-357. Intel Corporation, Mt. Prospect, IL. Sep. 1993.
Verner, Don. Flash Memory: vol. I: "Implementing Mobile PC Designs Using High Density FlashFile Components" AP-362. Intel Corporation, Mt. Prospect, IL. Oct., 1993.

Affiliated with

Also associated with

Rating

Synchronous address latching for memory arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous address latching for memory arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous address latching for memory arrays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1417122