Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
1998-02-17
2002-09-10
Wells, Kenneth B. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S144000, C327S163000
Reexamination Certificate
active
06448825
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to synchronizing and clock generating circuits, and methods for using the same.
2. Description of Related Art
In computer systems and other digital systems for displaying video signals, it is common to receive an incoming video signal and to synchronize to its timing. The incoming video signal typically includes a horizontal sync (Hsync) signal, a periodic signal having a period of one horizontal line of video, and having a clock edge in phase with a beginning point for each such horizontal line.
It is generally desirable to synchronize other higher frequency signals to the Hsync signal, such as a pixel clock (Pclock) signal. The Pclock frequency is typically 2000 times the Hsync frequency. This is often accomplished with a phase locked loop. However, use of a phase locked loop is subject to a substantial drawback. The Hsync signal may not be precise, and its frequency may vary over time, causing other higher frequency signals such as the Pclock signal to have a significant jitter, making it substantially unusable for graphics applications, for example. Because higher frequency signals are a substantial multiple of the Hsync frequency, resulting variation in those signals can be substantial and is undesirable.
Accordingly, it would be advantageous to provide a circuit for synchronizing and for generating a clock signal.
SUMMARY OF THE INVENTION
The invention provides a method and circuit for synchronizing to an incoming Hsync signal or other incoming signal, and for generating a phase locked clock signal or other high frequency signal in response thereto. A set of parallel clock signals are sampled by the Hsync signal, to produce a set of sample clock bits. The sample clock bits are logically combined with the Hsync signal and summed, to produce a summed signal which is phase locked to the Hsync signal and has the same period as the clock signals. In a preferred embodiment, the summed signal is compared with a reference, to produce a square wave output, which may be used as a Pclock or other clock signal.
In a preferred embodiment, the Hsync signal and an incoming clock are coupled to a sequence of modules. Each module comprises a latch for sampling the incoming clock on a transition of the Hsync signal, whose output is combined (using an XOR gate) with the Hsync signal. Each module comprises a time delay for generating a delayed clock signal, incrementally delayed from the previous module in the sequence, so that the clock signal for each module is phase-offset from all other modules. The latch outputs are summed using a resistor network, to produce a triangle-shaped waveform which is phase locked to the Hsync signal and which is frequency locked to the incoming clock. The triangle-shaped waveform is compared with a constant voltage to produce a square wave.
REFERENCES:
patent: 3947826 (1976-03-01), Bockwoldt
patent: 3986204 (1976-10-01), Smith
patent: 4580165 (1986-04-01), Patton et al.
patent: 4675612 (1987-06-01), Adams et al.
patent: 4689740 (1987-08-01), Moelands et al.
patent: 4713621 (1987-12-01), Nakamura et al.
patent: 4823260 (1989-04-01), Imel et al.
patent: 4876660 (1989-10-01), Owen et al.
patent: 4916301 (1990-01-01), Mansfield et al.
patent: 5142380 (1992-08-01), Sakagami et al.
patent: 5309111 (1994-05-01), McNeely et al.
patent: 5528309 (1996-06-01), Nguyen
patent: 5638130 (1997-06-01), Linzer
patent: 5650824 (1997-07-01), Huang
patent: 5719511 (1998-02-01), Le Cornec et al.
patent: 5754572 (1998-05-01), Pinto et al.
patent: 5832120 (1998-11-01), Prabkahar et al.
patent: 5982459 (1999-11-01), Fandrianto et al.
patent: WO 9210911 (1992-06-01), None
patent: WO 96/01027 (1996-11-01), None
Tsai Y T: “Color Image Compression for Single-Chip Cameras” IEEE Transactions on Electron Devices, vol. 38, No. 5, May 1, 1991, pp. 1226-1232, XP000200683, see abstract; figures 1, 6.
Doreau Alain
Le Cornec Yann
Sigma Designs, Inc.
Swernofsky Law Group PC
Wells Kenneth B.
LandOfFree
Synchronizing to an input signal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronizing to an input signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronizing to an input signal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2858137