Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2005-09-27
2005-09-27
Shalwala, Bipin (Department: 2673)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S087000, C345S088000, C345S098000, C345S630000, C040S444000, C040S448000, C340S815650, C382S149000, C382S154000, C382S282000, C382S289000
Reexamination Certificate
active
06950088
ABSTRACT:
The electrical scan which applies data for one of the red, green and blue colors of a liquid crystal display (LCD) to the pixels of each row of the display and the optical scan of the panel with the color stripe of that color are synchronized to ensure sufficient time for the switching of the pixel from one color value to another. Synchronizing the electrical and optical scans creates a better color rendition of the displayed image without any inter-color mixing artifacts. Arrays or groups of photosensors are positioned laterally adjacent the active portion of the panel and each array is covered by a filter which passes light of only one of the three colors (red, green and blue) used in the display. The color stripes providing the optical scan are scrolled simultaneously over both the active portion of the panel and the arrays of sensors, with the electrical signals from the sensors providing an indication of the positions of the leading and trailing edges of each color stripe at each instant, and thus the instantaneous velocity of each stripe. The signals from the sensors are provided to a control circuit which determines the order in which the rows of pixels are addressed and for which of the colors to provide data in each addressed location in order to maintain the critical switching time in spite of variations in relative velocities of the three color stripes.
REFERENCES:
patent: 3995107 (1976-11-01), Woywood
patent: 5300767 (1994-04-01), Steinle et al.
patent: 5469187 (1995-11-01), Yaniv
patent: 5508738 (1996-04-01), Janssen et al.
patent: 5774196 (1998-06-01), Marshall
patent: 5995650 (1999-11-01), Migdal et al.
patent: 6084235 (2000-07-01), Breithaupt et al.
patent: 6320568 (2001-11-01), Zavracky
patent: 2001/0038483 (2001-11-01), Lambert
patent: 2002/0030649 (2002-03-01), Zavracky et al.
patent: 2003/0231159 (2003-12-01), Dalal
Koninklijke Philips Electronics , N.V.
Kovalick Vincent E.
Shalwala Bipin
LandOfFree
Synchronizing optical scan and electrical addressing of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronizing optical scan and electrical addressing of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronizing optical scan and electrical addressing of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3404543