Synchronizing data or signal transfer across clocked logic...

Details Synchronizing data or signal transfer across clocked logic... Synchronizing data or signal transfer across clocked logic...

2007-01-09

2007-01-09

Kim, Kevin (Department: 2611)

Pulse or digital communications

Synchronizers

C327S141000, C327S144000, C375S372000, C365S189011, C365S189040

Reexamination Certificate

active

10038956

ABSTRACT:
A synchronization interface transfers multi-bit digital data or signal between multiple clocked logic domains while maintaining data or signal integrity. When deployed in a processor-based system, in one embodiment, a plurality of data units may be received at a source location in a first clocked domain. To control writing of the plurality of data units from the source location to a target location in a second clocked domain, an enable signal may be detected. This enable signal may be synchronized with respect to the second clocked domain. Finally, in response to the synchronized enable signal, the plurality of data units may be transferred from the first clocked domain to the target location in the second clocked domain. The synchronization interface may comprise a data path to capture the multi-bit digital data or signal based on a control logic implementing a mechanism (e.g., a state machine) to synchronously transfer the data across a first and a second asynchronously clocked domains capable of receiving a first and a second clock, respectively.

REFERENCES:
patent: 5070443 (1991-12-01), Priem et al.
patent: 5592685 (1997-01-01), Pawlowski
patent: 5694588 (1997-12-01), Ohara et al.
patent: 5793994 (1998-08-01), Mitchell et al.
patent: 5798546 (1998-08-01), Watsuji et al.
patent: 5905766 (1999-05-01), Nguyen
patent: 6055285 (2000-04-01), Alston
patent: 6345328 (2002-02-01), Rozario et al.
patent: 6400785 (2002-06-01), Sunaga et al.
patent: 6405296 (2002-06-01), Barth et al.
patent: 6584536 (2003-06-01), Deng
patent: 6718449 (2004-04-01), Phi
patent: 6748039 (2004-06-01), Bates
patent: 6865241 (2005-03-01), Adkins et al.
patent: 6956776 (2005-10-01), Lowe et al.
patent: 6999542 (2006-02-01), Korger et al.
patent: 2001/0042219 (2001-11-01), Robertson
patent: 2002/0023238 (2002-02-01), Yamada et al.

Affiliated with

Also associated with

Rating

Synchronizing data or signal transfer across clocked logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronizing data or signal transfer across clocked logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronizing data or signal transfer across clocked logic... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3817349