Synchronizing clock pulse generator for logic derived clock sign

Details Synchronizing clock pulse generator for logic derived clock sign Synchronizing clock pulse generator for logic derived clock sign

1997-03-28

1999-06-15

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

327291, H03K 513

Patent

active

059125730

ABSTRACT:
A programmable device includes means for generating an asynchronous logic derived clock signal from one or more of a number of input signals. Means for synchronizing the asynchronous logic derived clock signal to a reference clock signal are coupled to the means for generating. The means for synchronizing generate a synchronized logic derived clock signal from the asynchronous logic derived clock signal and the reference clock signal. The synchronized logic derived clock signal has a fixed duration logic HIGH interval for variable duration logic HIGH intervals of the input logic signals from which the synchronized logic derived clock signal is created.

REFERENCES:
patent: 4871930 (1989-10-01), Wong et al.
patent: 4973860 (1990-11-01), Ludwig
patent: 5471159 (1995-11-01), Stuebing et al.
patent: 5760609 (1998-06-01), Sharpe-Geisler

Affiliated with

Also associated with

Rating

Synchronizing clock pulse generator for logic derived clock sign does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronizing clock pulse generator for logic derived clock sign, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronizing clock pulse generator for logic derived clock sign will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-404809