Synchronizing circuit

Details Synchronizing circuit Synchronizing circuit

1989-08-08

1990-08-14

Olms, Douglas W.

Pulse or digital communications

Spread spectrum

Direct sequence

328 72, 307480, H04L 706

Patent

active

049493604

ABSTRACT:
A synchronizing circuit for synchronizing an asynchronous serial two level input signal to a first clock signal employs a majority decoder which receives the asynchronous input signal at one of its inputs. A first latch is enabled by a second phase shifted clock signal to latch the asynchronous input signal to provide a second input to the decoder. A second latch is enabled by the first clock signal to latch the majority decoder output as the synchronized output signal. An inverted version of the output signal is fed back to the third input of the majority decoder after being delayed by an interval of less than the period of said clock signals.

REFERENCES:
patent: 3978285 (1976-08-01), Tan et al.
patent: 3980820 (1976-09-01), Niemi et al.
patent: 4215430 (1980-07-01), Johnson, Jr.
patent: 4426713 (1984-01-01), Shimizu et al.
patent: 4580278 (1986-04-01), Yamamoto
patent: 4644567 (1987-02-01), Artun et al.
patent: 4715050 (1987-12-01), Tanaka et al.

Affiliated with

Also associated with

Rating

Synchronizing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronizing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronizing circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-468648