Synchronized semiconductor memory

Details Synchronized semiconductor memory Synchronized semiconductor memory

1995-10-02

1996-10-15

Nelms, David C.

Static information storage and retrieval

Addressing

Sync/clocking

36523003, 365194, G11C 800

Patent

active

055661084

ABSTRACT:
A synchronized semiconductor memory device comprises a memory cell array, an address input circuit, an address set circuit, a command input circuit, a data reading/writing control circuit, a data output circuit, a data input circuit, a clock input circuit, an internal clock generating circuit, and an internal clock timing control circuit. The internal clock timing control circuit includes a delay circuit to receive a reference internal clock generated in the internal clock generating circuit, a plurality of level signals set in accordance with a given mode register set cycle, and a plurality of row address enable signals, and for generating at least an internal clock signal for timing-controlling the data reading/writing circuit. The internal clock timing control circuit also includes a logic circuit to receive the reference internal clock generated in the internal clock generating circuit and the plurality of row address enable signals, and for generating another internal clock signal for timing-controlling the data input circuit.

REFERENCES:
patent: 5384750 (1995-01-01), Lee
patent: 5386391 (1995-01-01), Watanabe

Affiliated with

Also associated with

Rating

Synchronized semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronized semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronized semiconductor memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1252284