Electrical computers and digital processing systems: processing – Instruction issuing
Reexamination Certificate
2008-01-15
2008-01-15
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction issuing
Reexamination Certificate
active
11051431
ABSTRACT:
A processor employing synchronization primitives for flexible scheduling of functional unit operations. In one embodiment, a processor may include a number of functional units, each configured to retrieve operations for processing from an operation storage, and where each functional unit is configured to process retrieved operations independently of each other functional unit. The processor may further include instruction fetch logic configured to issue instructions for execution by the processor, where a subset of the instructions are executable to store operations for processing by the functional units into the operation storage. The operations stored by the subset of the instructions may include synchronization operations configured to coordinate processing of other ones of the operations by the plurality of functional units. In one particular implementation of the processor, the synchronization operations may include a suspend operation and a resume operation.
REFERENCES:
patent: 5185875 (1993-02-01), Chinnaswamy et al.
patent: 5560029 (1996-09-01), Papadopoulos et al.
patent: 5978830 (1999-11-01), Nakaya et al.
patent: 6122729 (2000-09-01), Tran
patent: 6182152 (2001-01-01), Jonkers
patent: 6247025 (2001-06-01), Bacon
patent: 6510437 (2003-01-01), Bak et al.
patent: 6598222 (2003-07-01), Uchihira et al.
patent: 6625660 (2003-09-01), Guthrie et al.
patent: 6643745 (2003-11-01), Palanca et al.
patent: 6668307 (2003-12-01), Damron
patent: 6922472 (2005-07-01), Lee et al.
patent: 7162617 (2007-01-01), Ota et al.
patent: 7177985 (2007-02-01), Diefendorff
patent: 2003/0140179 (2003-07-01), Witt et al.
patent: 2005/0125795 (2005-06-01), Kissell
patent: 2006/0031839 (2006-02-01), Kang
patent: 2006/0031844 (2006-02-01), Dice et al.
Birrell, et al., “Synchronization Primitives for a Multiprocessor: A Formal Specification,” SRC Research Report 20, Aug. 20, 1987, 20 pages.
Goldstein, et al., “Enabling Primitives for Compiling Parallel Languages,” 1995, 16 pages.
Dubois, et al., “Synchronization, Coherence, and Event Ordering in Multiprocessors,” IEEE, 1998, pp. 9-21.
Grohoski Gregory F.
Olson Christopher H.
Coleman Eric
Kowert Robert C.
Meyertons Hood Kivlin Kowert & Goetzel. P.C.
Sun Microsystems Inc.
LandOfFree
Synchronization primitives for flexible scheduling of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronization primitives for flexible scheduling of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization primitives for flexible scheduling of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3953846