Synchronization of hardware simulation processes

Details Synchronization of hardware simulation processes Synchronization of hardware simulation processes

2005-04-12

2005-04-12

Teska, Kevin J. (Department: 2123)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

Circuit simulation

C716S030000

Reexamination Certificate

active

06879948

ABSTRACT:
A system, method, and computer program product is presented for simulating a system of hardware components. Each component is simulated in a hardware definition language such as VERILOG. Each component is represented as a simulated device under test (DUT) that is incorporated into a simulation module. The invention synchronizes the simulation modules by issuing clock credit to each simulation module. Each simulation module can only operate when clock credit is available, and can only operate for some number of clock cycles corresponding to the value of the clock credit. Operation is said to consume the clock credit. After a simulation module has consumed its clock credit, its DUT halts. Once every simulation module has consumed its clock credit and halted, another clock credit can be issued. This allows checkpointing of the operation of each DUT and simulates parallelism of the DUTs using executable images of manageable size. A given DUT can include two or more subsets of logic that each require a clock signal having a different rate. Such subsets of the logic of a DUT are referred to as clock domains. The appropriate clock signals are created by a test bench component of the simulation module. The test bench creates a master clock signal for the DUT. The test bench then divides this clock signal to produce clock signals applied to the clock domains of the DUT. The test bench can be created through automated means by providing a system specification that defines the inputs (including clocks) and outputs of a DUT. This allows a test bench specific to the DUT to be created.

REFERENCES:
patent: 4918652 (1990-04-01), Bennington et al.
patent: 5081601 (1992-01-01), Eirikasson
patent: 5363319 (1994-11-01), Okuda
patent: 5603015 (1997-02-01), Kurosawa et al.
patent: 5678028 (1997-10-01), Bershteyn et al.
patent: 5732247 (1998-03-01), Dearth et al.
patent: 5768567 (1998-06-01), Klein et al.
patent: 5790829 (1998-08-01), Flynn
patent: 5848236 (1998-12-01), Dearth et al.
patent: 5905883 (1999-05-01), Kasuya
patent: 5987243 (1999-11-01), Aihara
patent: 6028996 (2000-02-01), Sniderman et al.
patent: 6099579 (2000-08-01), Dowling et al.
patent: 6115823 (2000-09-01), Velasco et al.
patent: 6233540 (2001-05-01), Schaumont et al.
Sarkar S., Basu A., Majumdar A., “Synchronization of Commincating Modules and Processes in High Level Synthesis” IEEE, 1995, pp. 87-92.*
Hermannsson Gudjon; Wittie Larry, “Optimistic Synchronization in Distributed Shared Memory”, IEEE 1994, pp. 345-354.*
Hirsch Herb, Chawla Praveen, Carter Harold W., “Parallel Simulation of VHDL-AMS Models”, IEEE 1998, pp. 545-551.*
Gupta Rajesh K, Coelho Claudionor N., Micheli Giovanni, “Synthesis and Simulation of Digital Systems Containing Interacting Hardware and Software Components”, IEEE 1992, pp. 225-230.*
“Microsoft Press Computer Dictionary”, Third Edition; Microsoft Press, Copyright 1997 (pp.—4,81, 82, 107, 145, 146, 182, 183, 201 and 430).*
Skahill Kevin, “VHDL for Programmable Logic”, Addison-Wesley, 1996, ISBN 0-201-89573-0, pp. 541-543.

Affiliated with

Also associated with

Rating

Synchronization of hardware simulation processes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronization of hardware simulation processes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization of hardware simulation processes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3368040