Synchronization of digital circuits by bus triggering

Details Synchronization of digital circuits by bus triggering Synchronization of digital circuits by bus triggering

1975-04-30

1977-04-12

Miller, Jr., Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307269, 328 63, H03K 1908, H03K 513

Patent

active

040177408

ABSTRACT:
Data flow between multiple digital circuits having various internal clock rates is controlled by an asynchronous trigger bus. A trigger pulse is generated on the trigger bus when a trigger condition is simultaneously detected in two circuits desiring to communicate.

REFERENCES:
patent: 3200340 (1965-08-01), Danne
patent: 3441342 (1969-04-01), Ball et al.
patent: 3670249 (1972-06-01), Meslener
patent: 3801917 (1974-04-01), Weinstein

Affiliated with

Also associated with

Rating

Synchronization of digital circuits by bus triggering does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronization of digital circuits by bus triggering, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization of digital circuits by bus triggering will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1282876