Excavating
Patent
1995-06-30
1996-04-09
Beausoliel, Jr., Robert W.
Excavating
371 21, 371 54, 39518401, G06F 1100
Patent
active
055069576
ABSTRACT:
A system that allows the continuous accessing of data on a floating point processor unit (FPU), by providing two data ports and corresponding buses between the data cache and the FPU. Further, synchronization between the fixed point unit (FXU), which provides the addresses, and the FPU is provided so that data can be loaded in the event of a data cache miss. This synchronization allows data to be transferred from the DCU to the FPU independent of an error condition (cache miss) on one of the buses. If a cache miss occurs that affects a first one of the buses, then the instruction corresponding to this data is held. Subsequent floating point data is received by the FPU on the second bus not subject to the miss. Synchronization signals include, load ready (LD1.sub.-- RDY) indicating to the FPU that data is on the bus and ready to be moved to the FPU and load not ready (LD1.sub.-- NRDY) that means a floating point load has executed successfully in the FXU, but due to a cache miss, the data is not yet available to the FPU. The FXU sends an address, along an address bus corresponding to the data bus not affected by the miss, for data in the cache. Thus, even in the case of a data cache miss, the FPU can continue operations by loading data, that has been addressed to the data port which does not correspond to the cache miss.
REFERENCES:
patent: 4573118 (1986-02-01), Damoany et al.
patent: 4630195 (1986-12-01), Hester et al.
patent: 4763294 (1988-08-01), Fong
patent: 4774659 (1988-09-01), Smith et al.
patent: 4905141 (1990-02-01), Brenza
patent: 4961162 (1990-10-01), Nguyenphu et al.
patent: 5075840 (1991-12-01), Grohoski et al.
patent: 5150470 (1992-09-01), Hicks et al.
patent: 5202972 (1993-04-01), Gusefski et al.
patent: 5260952 (1993-11-01), Beilstein, Jr. et al.
patent: 5295249 (1994-03-01), Blaner et al.
V. Oklobdzija, CPU-Coprocessor Communication and Synchronization, Aug. 1988, p. 696 FIG. 1.
IBM TDB, "Fixed-Point/Floating-Point Synchronization", vol. 35, No. 1B, Jun. 1992, pp. 398-399.
IBM RISC System/6000 Technology, First Edition 1990, "Branch and Fixed-Point Instruction Execution Units", G. F. Grohoski et al, pp. 24-30.
Fry Richard E.
Hicks Troy N.
Thatcher Larry E.
Beausoliel, Jr. Robert W.
International Business Machines - Corporation
McBurney Mark E.
Wright Norman
LandOfFree
Synchronization for out of order floating point data loads does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronization for out of order floating point data loads, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization for out of order floating point data loads will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-145647