Static information storage and retrieval – Addressing – Sync/clocking
Patent
1995-11-17
1997-05-27
Nelms, David C.
Static information storage and retrieval
Addressing
Sync/clocking
3652335, 365191, G11C 800
Patent
active
056338341
ABSTRACT:
A device that synchronizes an output stage of an electronic memory by enabling the output stage of the memory device after data has been retrieved from the memory, the memory chip is enabled, and output of the memory data is requested. The device also can enable the output stage of the memory regardless of whether the data has been retrieved from the memory based upon receipt of a forced activation signal, and can enable the output stage of the memory for selected bits.
REFERENCES:
patent: 4858197 (1989-08-01), Aono et al.
European Search Report from European Patent Application 94830538.8, filed Nov. 18, 1994.
Patent Abstracts of Japan, vol. 10, No. 284 (P-501), Sep. 26, 1986 & JP-A-61 104397 Hitachi.
Morris James H.
Nelms David C.
Niranjan F.
SGS--Thomson Microelectronics S.r.l.
LandOfFree
Synchronization device for output stages, particularly for elect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronization device for output stages, particularly for elect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization device for output stages, particularly for elect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2333917