Synchronization determining circuit, demodulator and communicati

Details Synchronization determining circuit, demodulator and communicati Synchronization determining circuit, demodulator and communicati

1996-07-24

1998-12-01

Nguyen, Chau

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

375267, H04L 102

Patent

active

058449078

ABSTRACT:
A synchronization determining method and circuit for determining a synchronization state of a multiplexed data stream derived by multiplexing a plurality of data streams having the same contents with a time lag provided therebetween, wherein the synchronization determining circuit establishes synchronization without decreasing transmission efficiency, generating incorrect code sequences, or increasing overall circuit scale. In each embodiment of the present invention, synchronization is established without using synchronization words. Because synchronization is achieved without feedback loop delay, incorrectly decoded sequences are not generated for a period of time before synchronization is established. Also, because no maximum pass metric state detecting circuit is required, circuit scale, power consumption, and operating speed can be improved.

REFERENCES:
patent: 3409875 (1968-11-01), Jager et al.
patent: 5305353 (1994-04-01), Weerackody
patent: 5710784 (1998-01-01), Kindred et al.

Affiliated with

Also associated with

Rating

Synchronization determining circuit, demodulator and communicati does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronization determining circuit, demodulator and communicati, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization determining circuit, demodulator and communicati will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2401196