Synchronization detection architecture for serial data...

Details Synchronization detection architecture for serial data... Synchronization detection architecture for serial data...

2006-05-09

2006-05-09

Vo, Don N. (Department: 2631)

Pulse or digital communications

Repeaters

C375S368000, C375S372000

Reexamination Certificate

active

07042932

ABSTRACT:
A method includes receiving an indication of incoming data from a first serial bus and buffering the bits to accommodate a difference between a first rate of the incoming data and a second rate of outgoing data. During the buffering, the method includes detecting if at least some of the bits indicate a synchronization field.

REFERENCES:
patent: 5063575 (1991-11-01), Annamalai
patent: 5068880 (1991-11-01), Kline et al.
patent: 5357542 (1994-10-01), Suzuki
patent: 5493589 (1996-02-01), Ibenthal
patent: 5497187 (1996-03-01), Banker et al.
patent: 5671249 (1997-09-01), Andersson et al.
patent: 5790610 (1998-08-01), Julyan
patent: 5956377 (1999-09-01), Lang

Affiliated with

Also associated with

Rating

Synchronization detection architecture for serial data... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronization detection architecture for serial data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization detection architecture for serial data... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3602348